参数资料
型号: MC3510
厂商: Electronic Theatre Controls, Inc.
元件分类: 8位微控制器
英文描述: ECONOLINE: RSZ/P - 1kVDC
中文描述: ECONOLINE:RSZ / P - 1kVDC 2kVDC隔离UL94V - 0封装材料所需的散热片,无外置。组件所需的环形磁ContinuousShort电路保护(/ P的后缀)
文件页数: 45/75页
文件大小: 1023K
代理商: MC3510
MC3510 Technical Specifications
45
6.3
8-bit Host Interface (IOPIL8)
This design implements a parallel interface with a host processor utilizing an 8-bit data bus. An
understanding of the underlying operation of the design is only necessary if the designer intends to
make modifications. In most cases this design can be implemented without changes. The following
notes should be read while referencing the schematics. IOPIL16 1 is the top level schematic. The
timing for the host to I/O chip communication can be found in section 4.4 and the timing for the
CP to I/O chip communication can be found in section 4.7.
The description below identifies the key elements of each schematic starting with the host side
signals. The paragraph title identifies the key schematic(s) being described in the text.
IOPIL8 3
The host interface for IOPIL8 is shown in sheet IOPIL8 3. The incoming data HD[7:0] is latched in
the transparent latches when ~HG1 goes high. This would be a write from the host to the CP. The
latched data HI[7:0] goes to IOPIL8 1 and IOPIL8 5. Data from the interface to the host, HO[7:0]
is enabled onto the host bus, HD[7:0], by HOES1. The output latches, which present the data
during a host read, are always transparent because GOUT
is connected to VDD. The latched I/O is
an I/O option on the Actel part used and could be omitted in the host interface if a different CPLD
or FPGA does not have this feature. HD[15:8] are tri-stated outputs because Actel grounds unused
I/O pins and this would interfere with using existing PMD test equipment. These reserved I/O's can
be ommitted in a different implementation with an 8 bit bus.
IOPIL8 1
The control for the host interface starts on IOPIL8 1. HOES1 is the AND of ~HSEL and ~HRD,
and enable read data onto the host bus, as previously described. HRDY is a handshaking signal to
the host to allow asynchronous communication between the host and the CP. The host must wait
until HRDY is true before attempting to communicate with the CP. This signal is copied as a bit in
the host status register. The host status register may be read at any time to determine the state of
HRDY, or the HRDY output may be used as an interrupt to the host. ~HSEL, ~HRD, ~HWR, and
HA0 are the buffered inputs of the host control signals.
HOST INTERFACE/IOPIL8 5
Data from the host HI[7:0] is written into REG1 and REG2 on the schematic HOST INTERFACE
by ~EN1 and ~EN2. All transfers are 16 bits and take two writes or reads on the 8-bit bus. These
registers have a 2 to 1 multiplexed input with both the host data and the CP data being written to this
register.
This is convenient for diagnostic purposes and is very efficient in the Actel A42MX FPGA's, which
are multiplexer based but if the configuration of the logic device used demands it, separate registers
could be used for the host and CP data. The schematic for this register is shown as DFME8. Only
commands and checksums are written to registers REG1 and REG2 while data is written and read
from the set of data registers, DATREG shown on IOPIL8 5. These 3 data registers buffer data sent
to and from the CP, reducing the number of interrupts the CP must handle. The output from REG1
and REG2, CIQ[15:8] and CIQ[7:0] go to IOPIL8 5, where they are multiplexed with the other data
registers. The multiplexed result, IQ[15:8] and IQ[7:0], is multiplexed with HST[15:8] and HST[7:0] -
the output of the host status registers REG3 and REG4. This four input mux, MUX4X8, also
muxes the 16 bit data onto the 8-bit bus. As previously mentioned HRDY becomes HST15 so it can
be read by the host. The rest of the status register is written by the CP to provide information to the
相关PDF资料
PDF描述
MC3750 MC3750
MC380A2 MC380A2
MC382A2 MC380A2
MC401 4 wide 3-2-2-3 input expander for and-or-invert gae
MC409 4 wide 3-2-2-3 input expander for and-or-invert gae
相关代理商/技术参数
参数描述
MC35100V10000A99 制造商:SUNON 功能描述:- Bulk
MC35100V1000UA99 制造商:SUNON 功能描述:5 VDC, 2 FIOS, 35X35X10MM, 150MA, 0.8W, 9500 RPM, 6.5-7.0 CF - Bulk
MC35100V1-000U-A99 功能描述:FAN 35X10MM 5VDC 0.75W 7CFM RoHS:是 类别:风扇,热管理 >> 风扇 - DC 系列:M 其它有关文件:Part Number Break-Down and Other Notes 产品培训模块:Fan Options 产品目录绘图:Square Flange 标准包装:54 系列:AFB 风扇类型:管轴式 尺寸/尺寸:方形 - 120mm L x 120mm H x 25.4mm W 电压 - 额定:12VDC 功率(瓦特):2.76W 特点:- RPM:2500 RPM 杂讯:38.5 dB(A) 静态压力:0.246 英寸水柱(61.3 Pa) 气流:82.7 CFM(2.34m³/min) 端子:2 引线 轴承类型:滚珠 工作温度:- 重量:0.436 磅(197.77g) 额定电流:0.230A 电压范围:7 ~ 13.8VDC 预期寿命:- 产品目录页面:2694 (CN2011-ZH PDF) 相关产品:1053-1407-ND - FAN GUARD 120MM WIRE MESH BLACK1053-1406-ND - FAN GUARD 120MM WIRE MESH NATURL1053-1397-ND - FAN GUARD LOUVERED 120MM BLACK1053-1387-ND - FAN FILTER 120MM 45PPI1053-1386-ND - FAN FILTER 120MM 30PPI1053-1362-ND - FAN GUARD PLASTIC 120MM PUSH ON1053-1361-ND - FAN GUARD PLASTIC 120MM1053-1359-ND - FAN GUARD METAL 120MM1053-1358-ND - FAN GUARD METAL 120MM BLACK1053-1357-ND - FAN GUARD METAL 120MM更多... 其它名称:603-1075
MC35100V1000UF99 制造商:SUNON 功能描述:- Bulk
MC35100V1-000U-F99 功能描述:FAN DC 35X10 5V .15A 9500RPM RoHS:是 类别:风扇,热管理 >> 风扇 - DC 系列:M 其它有关文件:2406KL UL Report 产品培训模块:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:2406KL-05W-B39-L50 Material 标准包装:150 系列:2406KL 风扇类型:管轴式 尺寸/尺寸:方形 - 60mm L x 60mm H x 15mm W 电压 - 额定:24VDC 功率(瓦特):1.44W 特点:速度传感器(转速计) RPM:3600 RPM 杂讯:28 dB 静态压力:0.125 英寸水柱(31.1 Pa) 气流:14.1 CFM(0.399m³/min) 端子:3 引线 轴承类型:滚珠 工作温度:14 ~ 140°F(-10 ~ 60°C) 重量:0.099 磅(44.91g) 额定电流:0.060A 电压范围:12 ~ 27.6VDC 预期寿命:25°C 时为 70000 小时 相关产品:8467K-ND - GUARD FAN FOR 2 1/2" FAN PLASTIC8465K-ND - GUARD ASSY 2.36"SQ FOR 2 1/2"FAN 其它名称:2406KL05WB39L502406KL05WB39L50-ND