参数资料
型号: MC68008
厂商: Motorola, Inc.
英文描述: 16-Bit Microprocessor(16位微处理器)
中文描述: 16位微处理器(16位微处理器)
文件页数: 32/184页
文件大小: 1006K
代理商: MC68008
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页
3-4
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
MOTOROLA
Address Bus (A23–A0)
This 24-bit, unidirectional, three-state bus is capable of addressing 16 Mbytes of data.
This bus provides the address for bus operation during all cycles except interrupt
acknowledge cycles and breakpoint cycles. During interrupt acknowledge cycles,
address lines A1, A2, and A3 provide the level number of the interrupt being
acknowledged, and address lines A23–A4 and A0 are driven to logic high. In 16-Bit
mode, A0 is always driven high.
MC68008 Address Bus
The unidirectional, three-state buses in the two versions of the
MC68008
differ from
each other and from the other processor bus only in the number of address lines and
the addressing range. The 20-bit address (A19–A0) of the 48-pin version provides a 1-
Mbyte address space; the 52-pin version supports a 22-bit address (A21–A0), extending
the address space to 4 Mbytes. During an interrupt acknowledge cycle, the interrupt
level number is placed on lines A1, A2, and A3. Lines A0 and A4 through the most
significant address line are driven to logic high.
3.2
DATA BUS (D15–D0; MC68008: D7–D0)
This bidirectional, three-state bus is the general-purpose data path. It is 16 bits wide in the
all the processors except the
MC68008
which is 8 bits wide. The bus can transfer and
accept data of either word or byte length. During an interrupt acknowledge cycle, the
external device supplies the vector number on data lines D7–D0. The MC68EC000 and
MC68HC001 use D7–D0 in 8-bit mode, and D15–D8 are undefined.
3.3
ASYNCHRONOUS BUS CONTROL
Asynchronous data transfers are controlled by the following signals: address strobe,
read/write, upper and lower data strobes, and data transfer acknowledge. These signals
are described in the following paragraphs.
Address Strobe (
AS
).
This three-state signal indicates that the information on the address bus is a valid
address.
Read/Write (R/
W
).
This three-state signal defines the data bus transfer as a read or write cycle. The R/
W
signal relates to the data strobe signals described in the following paragraphs.
Upper And Lower Data Strobes (
UDS
,
LDS
).
These three-state signals and R/
W
control the flow of data on the data bus. Table 3-1
lists the combinations of these signals and the corresponding data on the bus. When
the R/
W
line is high, the processor reads from the data bus. When the R/
W
line is low,
the processor drives the data bus. In 8-bit mode,
UDS
is always forced high and the
LDS
signal is used.
相关PDF资料
PDF描述
MC68010 16-/32-Bit Microprocessor(16/32位微处理器)
MC6805R3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68A21CL PERIPHERAL INTERFACE ADAPTER
MC68A21CP PERIPHERAL INTERFACE ADAPTER
MC68A21CS PERIPHERAL INTERFACE ADAPTER
相关代理商/技术参数
参数描述
MC6800CL 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800CP 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800CS 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800L 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800P 制造商:Motorola Inc 功能描述: