参数资料
型号: MC68008
厂商: Motorola, Inc.
英文描述: 16-Bit Microprocessor(16位微处理器)
中文描述: 16位微处理器(16位微处理器)
文件页数: 34/184页
文件大小: 1006K
代理商: MC68008
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页
3-6
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
MOTOROLA
Bus Request (
BR
).
This input can be wire-ORed with bus request signals from all other devices that could
be bus masters. This signal indicates to the processor that some other device needs to
become the bus master. Bus requests can be issued at any time during a cycle or
between cycles.
Bus Grant (
BG
).
This output signal indicates to all other potential bus master devices that the processor
will relinquish bus control at the end of the current bus cycle.
Bus Grant Acknowledge (
BGACK
).
This input indicates that some other device has become the bus master. This signal
should not be asserted until the following conditions are met:
1. A bus grant has been received.
2. Address strobe is inactive, which indicates that the microprocessor is not using the
bus.
3. Data transfer acknowledge is inactive, which indicates that neither memory nor
peripherals are using the bus.
4. Bus grant acknowledge is inactive, which indicates that no other device is still
claiming bus mastership.
The 48-pin version of the
MC68008
has no pin available for the bus grant acknowledge
signal and uses a two-wire bus arbitration scheme instead. If another device in a system
supplies a bus grant acknowledge signal, the bus request input signal to the processor
should be asserted when either the bus request or the bus grant acknowledge from that
device is asserted.
3.5 INTERRUPT CONTROL (
IPL0
,
IPL1
,
IPL2
)
These input signals indicate the encoded priority level of the device requesting an
interrupt. Level seven, which cannot be masked, has the highest priority; level zero
indicates that no interrupts are requested.
IPL0
is the least significant bit of the encoded
level, and
IPL2
is the most significant bit. For each interrupt request, these signals must
remain asserted until the processor signals interrupt acknowledge (FC2–FC0 and A19–
A16 high) for that request to ensure that the interrupt is recognized.
NOTE
The 48-pin version of the
MC68008
has only two interrupt
control signals:
IPL0
/
IPL2
and
IPL1
.
IPL0
/
IPL2
is internally
connected to both
IPL0
and
IPL2
, which provides four interrupt
priority levels: levels 0, 2, 5, and 7. In all other respects, the
interrupt priority levels in this version of the
MC68008
are
identical to those levels in the other microprocessors described
in this manual.
相关PDF资料
PDF描述
MC68010 16-/32-Bit Microprocessor(16/32位微处理器)
MC6805R3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68A21CL PERIPHERAL INTERFACE ADAPTER
MC68A21CP PERIPHERAL INTERFACE ADAPTER
MC68A21CS PERIPHERAL INTERFACE ADAPTER
相关代理商/技术参数
参数描述
MC6800CL 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800CP 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800CS 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800L 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-BIT MICROPROCESSING UNIT (MPU)
MC6800P 制造商:Motorola Inc 功能描述: