参数资料
型号: MC68332GVFV20
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144
封装: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, LQFP-144
文件页数: 32/109页
文件大小: 787K
代理商: MC68332GVFV20
MC68332
MOTOROLA
MC68332TS/D
29
ADDR0 also affects the operation of the data multiplexer. During an operand transfer, ADDR[23:1] in-
dicate the word base address of the portion of the operand to be accessed, and ADDR0 indicates the
byte offset from the base.
3.4.11 Misaligned Operands
CPU32 processor architecture uses a basic operand size of 16 bits. An operand is misaligned when it
overlaps a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even ad-
dress), the address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address
is on a byte boundary only. A byte operand is aligned at any address; a word or long-word operand is
misaligned at an odd address. The CPU32 does not support misaligned operand transfers.
The largest amount of data that can be transferred by a single bus cycle is an aligned word. If the MCU
transfers a long-word operand via a 16-bit port, the most significant operand word is transferred on the
first bus cycle and the least significant operand word on a following bus cycle.
3.4.12 Operand Transfer Cases
The following table summarizes how operands are aligned for various types of transfers. OPn entries
are portions of a requested operand that are read or written during a bus cycle and are defined by SIZ1,
SIZ0, and ADDR0 for that bus cycle.
NOTES:
1. Operands in parentheses are ignored by the CPU32 during read cycles.
2. Three-byte transfer cases occur only as a result of a long word to byte transfer.
3. The CPU32 does not support misaligned word or long-word transfers.
3.5 Chip Selects
Typical microcontrollers require additional hardware to provide external chip-select signals. Twelve in-
dependently programmable chip selects provide fast two-cycle access to external memory or peripher-
als. Address block sizes of 2 Kbytes to 1 Mbyte can be selected.
Table 11 Operand Alignment
Transfer Case
SIZ1
SIZ0
ADDR0
DSACK1
DSACK0
DATA
[15:8]
DATA
[7:0]
Byte to 8-Bit Port (Even/Odd)
0
1
X
1
0
OP0
(OP0)
Byte to 16-Bit Port (Even)
0
1
0
X
OP0
(OP0)
Byte to 16-Bit Port (Odd)
0
1
0
X
(OP0)
OP0
Word to 8-Bit Port (Aligned)
1
0
1
0
OP0
(OP1)
Word to 8-Bit Port (Misaligned)3
1
0
1
0
OP0
(OP0)
Word to 16-Bit Port (Aligned)
1
0
X
OP0
OP1
Word to 16-Bit Port (Misaligned)3
1
0
1
0
X
(OP0)
OP0
3 Byte to 8-Bit Port (Aligned)2
1
0
1
0
OP0
(OP1)
3 Byte to 8-Bit Port (Misaligned)2, 3
1
0
OP0
(OP0)
3 Byte to 16-Bit Port (Aligned)2
1
0
X
OP0
OP1
3 Byte to 16-Bit Port (Misaligned)2, 3
1
0
X
(OP0)
OP0
Long Word to 8-Bit Port (Aligned)
0
1
0
OP0
(OP1)
Long Word to 8-Bit Port (Misaligned)3
1
0
1
0
OP0
(OP0)
Long Word to 16-Bit Port (Aligned)
0
X
OP0
OP1
Long Word to 16-Bit Port (Misaligned)3
1
0
1
0
X
(OP0)
OP0
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68332GCAG25 32-BIT, 25 MHz, MICROCONTROLLER, PQFP144
MC68332GMFC16 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132
MC68332MFV20 32-BIT, 20 MHz, MICROCONTROLLER, PQFP144
MC68332ACPV25 32-BIT, 25 MHz, MICROCONTROLLER, PQFP144
MC68332GCPV25 32-BIT, 25 MHz, MICROCONTROLLER, PQFP144
相关代理商/技术参数
参数描述
MC68332GVPV16 制造商:Rochester Electronics LLC 功能描述:32BIT MCU,2KRAM,TPU,QSM - Bulk
MC68332MFC16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332MFC20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332MFV16 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332MFV20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:32-Bit Modular Microcontroller