参数资料
型号: MC68711D3CFBE2
厂商: Freescale Semiconductor
文件页数: 67/124页
文件大小: 0K
描述: IC MCU 8BIT 44-QFP
标准包装: 96
系列: HC11
核心处理器: HC11
芯体尺寸: 8-位
速度: 2MHz
连通性: SCI,SPI
外围设备: POR,WDT
输入/输出数: 26
程序存储器容量: 4KB(4K x 8)
程序存储器类型: OTP
RAM 容量: 192 x 8
电压 - 电源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 44-QFP
包装: 托盘
RESETS AND INTERRUPTS
TECHNICAL DATA
5-3
Semiconductor wafer processing causes variations of the RC time-out values between
individual devices. An E-clock frequency below 10 kHz is detected as a clock monitor
error. An E-clock frequency of 200 kHz or more prevents clock monitor errors. Using
the clock monitor function when the E clock is below 200 kHz is not recommended.
Special considerations are needed when a STOP instruction is executed and the clock
monitor is enabled. Because the STOP function causes the clocks to be halted, the
clock monitor function generates a reset sequence if it is enabled at the time the STOP
mode was initiated. Before executing a STOP instruction, clear the CME bit in the OP-
TION register to zero to disable the clock monitor. After recovery from STOP, set the
CME bit to logic one to enable the clock monitor.
5.1.5 Option Register
*Can be written only once in first 64 cycles out of reset in normal modes, or at any time in special modes.
Bits [7:6] and 2 — Not implemented
Always read zero
IRQE — Configure IRQ for Edge Sensitive Only Operation
This bit can be written only once during the first 64 E-clock cycles after reset in normal
modes.
0 = Low level recognition
1 = Falling edge recognition
DLY — Enable Oscillator Startup Delay
This bit is set during reset and can be written only once during the first 64 E-clock cy-
cles after reset in normal modes. If an external clock source rather than a crystal is
used, the stabilization delay can be inhibited because the clock source is assumed to
be stable.
0 = No stabilization delay on exit from STOP
1 = Stabilization delay enabled on exit from STOP
CME — Clock Monitor Enable
This control bit can be read or written at any time and controls whether or not the in-
ternal clock monitor circuit triggers a reset sequence when the system clock is slow or
absent. When it is clear, the clock monitor circuit is disabled. When it is set, the clock
monitor circuit is enabled. Reset clears the CME bit.
CR[1:0] — COP Timer Rate Select
These control bits determine a scaling factor for the watchdog timer.
OPTION — System Configuration Options
$0039
Bit 7
654321
Bit 0
0
IRQE*
DLY*
CME
0
CR1*
CR0*
RESET:
00010000
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
VE-B11-CU-F4 CONVERTER MOD DC/DC 12V 200W
MC68711E20CFNE3 IC MCU 8BIT 52-PLCC
HCE103MBCDJ0KR CAP CER 10000PF 3KV 20% RADIAL
MC68711E20CFUE2 IC MCU 8BIT 64-QFP
HCE103MBCDF0KR CAP CER 10000PF 3KV 20% RADIAL
相关代理商/技术参数
参数描述
MC68711E20CFNE2 功能描述:8位微控制器 -MCU 8B 20K EPROM 768RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68711E20CFNE2 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
MC68711E20CFNE3 功能描述:8位微控制器 -MCU 8B 20K EPROM 768RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68711E20CFNE4 功能描述:8位微控制器 -MCU 8B 20K EPROM 768RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68711E20CFUE2 功能描述:IC MCU 8BIT 64-QFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:HC11 标准包装:1 系列:AVR® ATmega 核心处理器:AVR 芯体尺寸:8-位 速度:16MHz 连通性:I²C,SPI,UART/USART 外围设备:欠压检测/复位,POR,PWM,WDT 输入/输出数:32 程序存储器容量:32KB(16K x 16) 程序存储器类型:闪存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:44-TQFP 包装:剪切带 (CT) 其它名称:ATMEGA324P-B15AZCT