- 您现在的位置：买卖IC网 > PDF目录80362 > MC68HC05C9EFB (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MC68HC05C9EFB |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | QFP-44 |
| 文件页数： | 137/144页 |
| 文件大小： | 1628K |
| 代理商： | MC68HC05C9EFB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页当前第137页第138页第139页第140页第141页第142页第143页第144页
N
O
N-D
I
SC
L
O
SU
R
E
AG
R
EEMENT
R
E
Q
U
IR
ED
Serial Peripheral Interface (SPI)
Advance Information
MC68HC05C9E
92
Serial Peripheral Interface (SPI)
MOTOROLA
10.4.3 Serial Clock (SCK)
The master clock is used to synchronize data movement both in and out
of the device through its MOSI and MISO lines. The master and slave
devices are capable of exchanging a byte of information during a
sequence of eight clock cycles. Since SCK is generated by the master
device, this line becomes an input on a slave device.
As shown in Figure 10-1, four possible timing relationships may be
chosen by using control bits CPOL and CPHA in the serial peripheral
control register (SPCR). Both master and slave devices must operate
with the same timing. The master device always places data on the
MOSI line a half cycle before the clock edge (SCK), in order for the slave
device to latch the data.
Two bits (SPR0 and SPR1) in the SPCR of the master device select the
clock rate. In a slave device, SPR0 and SPR1 have no effect on the
operation of the SPI.
10.4.4 Slave Select (SS)
The slave select (SS) input line is used to select a slave device. It has to
be low prior to data transactions and must stay low for the duration of the
transaction.The SS line on the master must be tied high. In master
mode, if the SS pin is pulled low during a transmission, a mode fault error
flag (MODF) is set in the SPSR. In master mode the SS pin can be
selected as a general-purpose output by writing a 1 in bit 5 of the port D
data direction register, thus disabling the mode fault circuit.
When CPHA = 0, the shift clock is the OR of SS with SCK. In this clock
phase mode, SS must go high between successive characters in an SPI
message. When CPHA = 1, SS may be left low for several SPI
characters. In cases where there is only one SPI slave MCU, its SS line
could be tied to VSS as long as CPHA = 1 clock modes are used.
相关PDF资料 |
PDF描述 |
|---|---|
| M38227MCA-XXXFP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
| MB89P475PFV-201 | 8-BIT, 12.5 MHz, MICROCONTROLLER, PQFP48 |
| MC68HC908QY1VP | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP16 |
| MC68HRC908JL3CFA | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP48 |
| MC68360CRC25L | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, CPGA241 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。