- 您现在的位置：买卖IC网 > PDF目录80570 > MC68HC05E1DWR2 (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF资料下载
参数资料
| 型号： | MC68HC05E1DWR2 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封装： | SOIC-28 |
| 文件页数： | 46/86页 |
| 文件大小： | 491K |
| 代理商： | MC68HC05E1DWR2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
General Release Specication
MC68HC05E1 — Revision 2.0
50
Input/Output Ports
MOTOROLA
Input/Output Ports
4.4 Port B
Port B is an 8-bit bidirectional port which does not share any of its pins
with other subsystems. The address of the port B data register is $0001
and the data direction register (DDR) is at address $0005. Reset does
not affect the data registers, but clears the data direction registers,
thereby returning the ports to inputs. Writing a one to a DDR bit sets the
corresponding port bit to output mode.
4.5 Port C
Port C is a 4-bit bidirectional port which does not share any of its pins
with other subsystems. The port C data register is at $0002 and the data
direction register (DDR) is at $0006. Reset does not affect the data
registers, but clears the data direction registers, thereby returning the
ports to inputs. Writing a one to a DDR bit sets the corresponding port
bit to output mode.
4.6 Input/Output Programmingf
Ports A, B and C may be programmed as an input or an output under
software control. The direction of the pins is determined by the state of
the corresponding bit in the port data direction register (DDR). Each port
has an associated DDR. Any port A, port B or port C pin is configured as
an output if its corresponding DDR bit is set to a logic one. A pin is
configured as an input if its corresponding DDR bit is cleared to a logic
zero.
At power-on or reset, all DDRs are cleared, which configures all port A,
B, and C pins as inputs. The data direction registers are capable of being
written to or read by the processor. During the programmed output state,
a read of the data register actually reads the value of the output data
latch and not the I/O pin. See Table 4-1 and Figure 4-1.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05P6P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MSU2958C25-009J | 8-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQCC44 |
| MSU2958C16-010U | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP44 |
| MSU2958C40-013U | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44 |
| MSU2958C40-027J | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05E5 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5DW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E5P | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05E6 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05E6CDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。