参数资料
型号: MC68HC05V7CB
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
封装: SDIP-56
文件页数: 37/170页
文件大小: 980K
代理商: MC68HC05V7CB
SECTION 15: MESSAGE DATA LINK CONTROLLER
MOTOROLA
Page 117
MC68HC05V7 Specification Rev. 1.0
15.5.3.1
Logic "0"
A logic zero is defined as either an active to passive transition followed by a passive period
64
s in length, or a passive to active transition followed by an active period 128 s in length
15.5.3.2
Logic "1"
A logic one is defined as either an active to passive transition followed by a passive period
128
s in length, or a passive to active transition followed by an active period 64 s in length
15.5.3.3
SOF - Start of Frame Symbol
The SOF symbol is defined as a passive to active transition followed by an active period
200
s in length (Figure 15-11(c)). This allows the data bytes that follow the SOF symbol
to begin with a passive bit, regardless of whether it is a logic one or a logic zero.
15.5.3.4
EOD - End of Data Symbol
The EOD symbol is defined as an active to passive transition followed by a passive period
200
s in length (Figure 15-11(d)).
15.5.3.5
EOF - End of Frame Symbol
The EOF symbol is defined as an active to passive transition followed by a passive period
of at least 280
s in length (Figure 15-11(e)). If there is no IFR byte transmitted after an
EOD symbol is transmitted, after another 80
s the EOD becomes an EOF, indicating the
completion of the message.
15.5.3.6
IFS - Inter-Frame Separation Symbol
The IFS symbol is defined as a passive period 300
s in length. The IFS symbol contains
no transition, since when used it always follows an EOF symbol.
15.5.3.7
BREAK - Break Signal
The BREAK signal is defined as a passive to active transition followed by an active period
of at least 280
15.5.4
J1850 VPW VALID/INVALID BITS & SYMBOLS
The timing tolerances for receiving data bits and symbols from the J1850 bus have been
defined to allow for variations in oscillator frequencies. In many cases the maximum time
allowed to define a data bit or symbol is equal to the minimum time allowed to define
another data bit or symbol.
Since the minimum resolution of the MDLC for determining what symbol is being received
is equal to a single period of the MUX Interface clock (t
MDLC), an apparent separation in
these maximum time/minimum time concurrences equal to one cycle of t
MDLC occurs.
This one clock resolution allows the MDLC to properly differentiate between the different
bits and symbols, without reducing the valid window for receiving bits and symbols from
transmitters onto the J1850 bus having varying oscillator frequencies.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68HC711EA9VFS3 8-BIT, UVPROM, 3 MHz, MICROCONTROLLER, CQCC52
MPC7400RX350TX 32-BIT, 350 MHz, RISC PROCESSOR, CBGA360
MPC8250ACVRLHDX 32-BIT, 250 MHz, RISC PROCESSOR, PBGA516
MC68HC11L1VFU2 8-BIT, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC08JL3CP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP28
相关代理商/技术参数
参数描述
MC68HC05X16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4CDW 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4DW 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit