- 您现在的位置：买卖IC网 > PDF目录80581 > MC68HC11ED0CP2 (FREESCALE SEMICONDUCTOR INC) 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 PDF资料下载
参数资料
| 型号： | MC68HC11ED0CP2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PDIP40 |
| 封装： | PLASTIC, DIP-40 |
| 文件页数： | 28/108页 |
| 文件大小： | 1672K |
| 代理商： | MC68HC11ED0CP2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Technical Summary
MC68HC11ED0 — Rev. 1.0
Central Processor Unit (CPU)
Central Processor Unit (CPU)
The decimal adjust accumulator A (DAA) instruction is used after
binary-coded decimal (BCD) arithmetic operations, but there is no
equivalent BCD instruction to adjust accumulator B.
The add, subtract, and compare instructions associated with both
A and B (ABA, SBA, and CBA) only operate in one direction,
making it important to plan ahead to ensure that the correct
operand is in the correct accumulator.
3.3.2 Index Register X (IX)
The IX register provides a 16-bit indexing value that can be added to the
8-bit offset provided in an instruction to create an effective address. The
IX register can also be used as a counter or as a temporary storage
register.
3.3.3 Index Register Y (IY)
The 16-bit IY register performs an indexed mode function similar to that
of the IX register. However, most instructions using the IY register
require an extra byte of machine code and an extra cycle of execution
time because of the way the opcode map is implemented. Refer to
3.5 Opcodes and Operands for further information.
3.3.4 Stack Pointer (SP)
The M68HC11 CPU has an automatic program stack. This stack can be
located anywhere in the address space and can be any size up to the
amount of memory available in the system. Normally, the SP is initialized
by one of the first instructions in an application program. The stack is
configured as a data structure that grows downward from high memory
to low memory. Each time a new byte is pushed onto the stack, the SP
is decremented. Each time a byte is pulled from the stack, the SP is
incremented. At any given time, the SP holds the 16-bit address of the
next free location in the stack. Figure 3-2 is a summary of SP
operations.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC908EY8VFA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC908GR8ACFA | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC908LK24CFQ | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80 |
| MC68HSC705J1ADW | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC908GR8VDWR2 | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC11ED0CP3 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFN2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFN3 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFU2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Technical Summary |
| MC68HC11ED0MFU3 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Technical Summary |
发布紧急采购，3分钟左右您将得到回复。