- 您现在的位置：买卖IC网 > PDF目录80565 > MC68HC681FN (FREESCALE SEMICONDUCTOR INC) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | MC68HC681FN |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 71/88页 |
| 文件大小： | 726K |
| 代理商： | MC68HC681FN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
MC68HC2681
A-4
MC68HC681 USER’S MANUAL
MOTOROLA
A
A.2.3 Reset (RESET)
Operation is identical to the MC68HC681 RESET, except it is active high.
A.2.4 Chip-Select (CS)
This active low signal is used in conjunction with R and W to enable data transfers between
the CPU and DUART. If CS and R are both low, a read cycle occurs; if CS and W are both
low, a write cycle occurs. CS by itself does not cause any data transfer.
A.2.5 Write Strobe (W)
This active low signal is used in conjunction with CS to enable data to be written to a DUART
register. The write occurs at the rising edge of W or CS, whichever occurs first. W by itself
does not cause any data transfer.
A.2.6 Read Strobe (R)
This active low signal is used in conjunction with CS to enable data to be read from a DUART
register. The read occurs at the falling edge of R or CS, whichever occurs last. W by itself
does not cause any data transfer.
A.2.7 Parallel Input 6 (IP6)
This signal can be used as a general-purpose input or a channel B receiver external clock
input (RxCB). When the receiver uses the external clock , the received data is sampled on
the rising edge of the clock.
A.2.8 Parallel Input 2 (IP2)
This signal can be used as a general-purpose input or a counter/timer (C/T) external clock
input. This signal cannot be used as a channel B receiver external clock; IP6 provides that
functionality in the MC68HC2681.
A.3 PROGRAMMING AND REGISTER DESCRIPTION
Table A-2 describes the register addresses and address-triggered commands for the
MC68HC2681. The detailed description of each register and its function, given for the
MC68HC681 in Section 4 Programming and Register Descriptions, applies to the
MC68HC2681.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68040RC25 | 32-BIT, 25 MHz, MICROPROCESSOR, CPGA179 |
| MC68EC040RC33B | 32-BIT, 33 MHz, MICROPROCESSOR, CPGA179 |
| MC68EN360CRC25 | RISC MICROCONTROLLER, CPGA241 |
| MC9S08SH8CFKR | MICROCONTROLLER, PQCC24 |
| MC9S12XS64J1MAL | 16-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP112 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC68T1P | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16CFN | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16FN | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC705B16NB | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC705B16NCB | 制造商:Rochester Electronics LLC 功能描述: |
发布紧急采购，3分钟左右您将得到回复。