参数资料
型号: MC68HC705C9ACS
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, UVPROM, 2.1 MHz, MICROCONTROLLER
文件页数: 166/177页
文件大小: 1941K
代理商: MC68HC705C9ACS
Serial Communications Interface (SCI)
Functional Description
MC68HC705C9A — Rev. 4.0
Advance Information
MOTOROLA
Serial Communications Interface (SCI)
89
register is synchronized with the bit rate clock (see Figure 9-2). All data
is transmitted least significant bit first. Upon completion of data
transmission, the transmission complete flag (TC) in the SCSR is set
(provided no pending data, preamble, or break is to be sent) and an
interrupt is generated (if the transmit complete interrupt is enabled). If
the transmitter is disabled, and the data, preamble, or break (in the
transmit data shift register) has been sent, the TC bit will be set also.
This will also generate an interrupt if the transmission complete interrupt
enable bit (TCIE) is set. If the transmitter is disabled during a
transmission, the character being transmitted will be completed before
the transmitter gives up control of the TDO pin.
When SCDR is read, it contains the last data byte received, provided that
the receiver is enabled. The receive data register full flag bit (RDRF) in
the SCSR is set to indicate that a data byte has been transferred from
the input serial shift register to the SCDR; this will cause an interrupt if
the receiver interrupt is enabled. The data transfer from the input serial
shift register to the SCDR is synchronized by the receiver bit rate clock.
The OR (overrun), NF (noise), or FE (framing) error flags in the SCSR
may be set if data reception errors occurred.
An idle line interrupt is generated if the idle line interrupt is enabled and
the IDLE bit (which detects idle line transmission) in SCSR is set. This
allows a receiver that is not in the wakeup mode to detect the end of a
message, or the preamble of a new message, or to re-synchronize with
the transmitter. A valid character must be received before the idle line
condition or the IDLE bit will not be set and idle line interrupt will not be
generated.
Figure 9-2. Rate Generator Division
OSC FREQ
(fOSC)
÷2
BUS FREQ
(fOP)
SCP0–SCP1
SCI PRESCALER
SELECT
N
SCR0–SCR2
SCI RATE
SELECT
M
÷16
SCI TRANS
CLOCK (TX)
SCI RECEIVE
CLOCK (RT)
CONTROL
相关PDF资料
PDF描述
MC68HC705CT4FB 8-BIT, OTPROM, 2.048 MHz, MICROCONTROLLER, PQFP44
MC68HC705CT4FN 8-BIT, OTPROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC705E5P 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC705F32CPU 8-BIT, OTPROM, 1.789 MHz, MICROCONTROLLER, PQFP100
MC68HC705F32CFU 8-BIT, OTPROM, 1.789 MHz, MICROCONTROLLER, PQFP80
相关代理商/技术参数
参数描述
MC68HC705C9AFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC705C9AVFNE 功能描述:8位微控制器 -MCU 8B MCU 352 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC68HC705E6CDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705G1B 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705J1A 制造商:Freescale Semiconductor 功能描述: