参数资料
型号: MC7447AVU600NB
厂商: Freescale Semiconductor
文件页数: 7/56页
文件大小: 0K
描述: IC MPU RISC 32BIT 360-BGA
标准包装: 44
系列: MPC74xx
处理器类型: 32-位 MPC74xx PowerPC
速度: 600MHz
电压: 1.1V
安装类型: 表面贴装
封装/外壳: 360-BCBGA,FCCBGA
供应商设备封装: 360-FCCBGA(25x25)
包装: 托盘
MPC7447A RISC Microprocessor Hardware Specifications, Rev. 5
Freescale Semiconductor
15
Electrical and Thermal Characteristics
Figure 3 provides the SYSCLK input timing diagram.
Figure 3. SYSCLK Input Timing Diagram
Table 8. Clock AC Timing Specifications
At recommended operating conditions. See Table 4.
Characteristic
Symbol
Maximum Processor Core Frequency
Unit Notes
1000 MHz
1267 MHz
1333 MHz
1420 MHz
Min
Max
Min
Max
Min
Max
Min
Max
Processor core frequency
fcore
600
1000
600
1267
600
1333
600
1420
MHz 1, 8, 9
VCO frequency
fVCO
1200
2000
1200
2533
1200
2667
1200
2840
MHz
1, 9
SYSCLK frequency
fSYSCLK
33
167
33
167
33
167
33
167
MHz 1, 2, 8
SYSCLK cycle time
tSYSCLK
6.0
30
6.0
30
6.0
30
6.0
30
ns
2
SYSCLK rise and fall time
tKR, tKF
—1.0
1.0
1.0
ns
3
SYSCLK duty cycle measured at
OVDD/2
tKHKL/
tSYSCLK
40
60
40
60
40
60
40
60
%
4
SYSCLK cycle-to-cycle jitter
150
150
150
150
ps
5, 6
Internal PLL relock time
100
100
100
100
μs7
Notes:
1. Caution: The SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus)
frequency, processor core frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum
operating frequencies. Refer to the PLL_CFG[0:4] signal description in Section 9.1.1, “PLL Configuration,for valid
PLL_CFG[0:4] settings.
2. Assumes a lightly-loaded, single-processor system.
3. Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V.
4. Timing is guaranteed by design and characterization.
5. Guaranteed by design.
6. The SYSCLK driver’s closed loop jitter bandwidth should be less than 1.5 MHz at –3 dB.
7. Relock timing is guaranteed by design and characterization. PLL relock time is the maximum amount of time required
for PLL lock after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also
applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET
must be held asserted for a minimum of 255 bus clocks after the PLL relock time during the power-on reset sequence.
8. Caution: If DFS is enabled, the SYSCLK frequency and PLL_CFG[0:4] settings must be chosen such that the
resulting processor frequency is greater than or equal to the minimum core frequency.
9. Caution: These values specify the maximum processor core and VCO frequencies when the device is operated at
the nominal core voltage. If operating the device at the derated core voltage, the processor core and VCO frequencies
must be reduced. See Section 5.3, “Voltage and Frequency Derating,for more information.
SYSCLK
VM
CVIH
CVIL
VM = Midpoint Voltage (OVDD/2)
tSYSCLK
tKR
tKF
tKHKL
相关PDF资料
PDF描述
AMC65DRTS-S13 CONN EDGECARD 130POS .100 EXTEND
MPC8275CZQMIBA IC MPU POWERQUICC II 516-PBGA
AMC65DRES-S13 CONN EDGECARD 130POS .100 EXTEND
XF2M-3315-1A CONN FPC 33POS 0.5MM PITCH SMD
AMC50DRYN-S93 CONN EDGECARD 100PS DIP .100 SLD
相关代理商/技术参数
参数描述
MC7447AVU733NB 功能描述:微处理器 - MPU A7PM PB FREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC7447AVU867NB 功能描述:微处理器 - MPU A7PM PB FREE SPHERES RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC7447RX1000LB 制造商:Motorola Inc 功能描述:
MC7447RX1000NB 制造商:Freescale Semiconductor 功能描述:IC, 32BIT MPU, 1000MHZ, BGA-360, Series:(Power) HOST MPU, Core Size:32bit, Progr
MC7447RX600NB 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PPC7457RX1000NB