参数资料
型号: MC7447RX1267LB
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 1267 MHz, RISC PROCESSOR, CBGA360
封装: 25 X 25 MM, 3.24 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360
文件页数: 15/72页
文件大小: 1598K
代理商: MC7447RX1267LB
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 7
22
Freescale Semiconductor
Electrical and Thermal Characteristics
The L3_CLK timing diagram is shown in Figure 7.
Figure 7. L3_CLK_OUT Output Timing Diagram
L3 clock jitter
± 75
± 75
ps
5
Notes:
1. The maximum L3 clock frequency (and minimum L3 clock period) will be system dependent. See Section 5.2.3, “L3 Clock
AC Specifications,” for an explanation that this maximum frequency is not functionally tested at speed by Freescale. The
minimum L3 clock frequency and period are fSYSCLK and tSYSCLK, respectively.
2. The nominal duty cycle of the L3 output clocks is 50% measured at midpoint voltage.
3. Maximum possible skew between L3_CLK0 and L3_CLK1. This parameter is critical to the address and control signals which
are common to both SRAM chips in the L3.
4. Maximum possible skew between L3_CLK0 and L3_ECHO_CLK1 or between L3_CLK1 and L3_ECHO_CLK3 for PB2 or
Late Write SRAM. This parameter is critical to the read data signals because the processor uses the feedback loop to latch
data driven from the SRAM, each of which drives data based on L3_CLK0 or L3_CLK1.
5. Guaranteed by design and not tested. The input jitter on SYSCLK affects L3 output clocks and the L3 address, data, and
control signals equally and, therefore, is already comprehended in the AC timing and does not have to be considered in the
L3 timing analysis. The clock-to-clock jitter shown here is uncertainty in the internal clock period caused by supply voltage
noise or thermal effects. This is also comprehended in the AC timing specifications and need not be considered in the L3
timing analysis.
6. L3 I/O voltage mode must be configured by L3VSEL as described in Table 3, and voltage supplied at GVDD must match
mode selected as specified in Table 4. See Table 23 for revision level information and part marking.
Table 10. L3_CLK Output AC Timing Specifications (continued)
At recommended operating conditions. See Table 4.
Parameter
Symbol
Device Revision (L3 I/O Voltage) 6
Unit
Notes
Rev 1.1. (All I/O Modes)
Rev 1.2 (1.5-V I/O Mode)
Rev 1.2
(1.8-, 2.5-V I/O Modes)
Min
Typ
Max
Min
Typ
Max
L3_CLK0
VM
tL3CR
tL3CF
VM
L3_CLK1
VM
tL3_CLK
tCHCL
VM
L3_ECHO_CLK1
L3_ECHO_CLK3
VM
For PB2 or Late Write:
tL3CSKW1
tL3CSKW2
相关PDF资料
PDF描述
MC9S12P32VFTR 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, QCC48
MC9S12P32VQK 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP80
MC9S12P64MLH 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64
MK1716R-01LFT 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28
MPC5200VR466BR2 466 MHz, MICROPROCESSOR, PBGA272
相关代理商/技术参数
参数描述
MC7447RX600NB 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PPC7457RX1000NB
MC7447RX733NB 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC7447RX867NB 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PPC7457RX1000NB
MC7448HX1000LC 功能描述:IC MPU RISC 32BIT 360-FCCBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC7448HX1000LD 功能描述:微处理器 - MPU APL8 RV2.2.1 1.15V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324