- 您现在的位置：买卖IC网 > PDF目录80532 > MC7447RX1267LB (FREESCALE SEMICONDUCTOR INC) 32-BIT, 1267 MHz, RISC PROCESSOR, CBGA360 PDF资料下载
参数资料
| 型号： | MC7447RX1267LB |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1267 MHz, RISC PROCESSOR, CBGA360 |
| 封装： | 25 X 25 MM, 3.24 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件页数： | 18/72页 |
| 文件大小： | 1598K |
| 代理商： | MC7447RX1267LB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 7
Freescale Semiconductor
25
Electrical and Thermal Characteristics
5.2.4.2
L3 Bus AC Specifications for DDR MSUG2 SRAMs
When using DDR MSUG2 SRAMs at the L3 interface, the parts should be connected as shown in Figure 9.
Outputs from the MPC7457 are actually launched on the edges of an internal clock phase-aligned to
SYSCLK (adjusted for core and L3 frequency divisors). L3_CLK0 and L3_CLK1 are this internal clock
output with 90° phase delay, so outputs are shown synchronous to L3_CLK0 and L3_CLK1. Output valid
times are typically negative when referenced to L3_CLKn because the data is launched one-quarter period
before L3_CLKn to provide adequate setup time at the SRAM after the delay-matched address, control,
data, and L3_CLKn signals have propagated across the printed-wiring board.
Inputs to the MPC7457 are source-synchronous with the CQ clock generated by the DDR MSUG2
SRAMs. These CQ clocks are received on the L3_ECHO_CLKn inputs of the MPC7457. An internal
circuit delays the incoming L3_ECHO_CLKn signal such that it is positioned within the valid data
L3CLKn_OH
All signals latched by
SRAM connected to
L3_CLKn
0b000
tL3CHOV,
tL3CHDV,
tL3CLDV
0tL3CHOX,
tL3CHDX,
tL3CLDX
0ps
4
0b001
– 50
5
0b010
– 100
5
0b011
– 150
5
0b100
– 200
5
0b101
– 250
5
0b110
– 300
5
0b111
– 350
5
L3DOHn
L3_DATA[n:n+7],
L3_DP[n/8]
0b000
tL3CHDV,
tL3CLDV
0tL3CHDX,
tL3CLDX
0ps
4
0b001
+ 50
0b010
+ 100
0b011
+ 150
0b100
+ 200
0b101
+ 250
0b111
+ 300
0b111
+ 350
Notes:
1. See the MPC7450 RISC Microprocessor Family User’s Manual for specific information regarding L3OHCR.
3. Approximate delay verified by simulation; not tested or characterized.
4. Default value.
5. Increasing values of L3CLKn_OH delay the L3_CLKn signal, effectively decreasing the output valid and output hold times of
all signals latched relative to that clock signal by the SRAM; see Figure 9 and Figure 11.
Table 12. Effect of L3OHCR Settings on L3 Bus AC Timing (continued)
At recommended operating conditions. See Table 4.
Field Name1
Affected Signals
Value
Output Valid Time
Output Hold Time
Unit
Notes
Parameter
Symbol 2
Change 3
Parameter
Symbol 2
Change 3
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S12P32VFTR | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, QCC48 |
| MC9S12P32VQK | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP80 |
| MC9S12P64MLH | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 |
| MK1716R-01LFT | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| MPC5200VR466BR2 | 466 MHz, MICROPROCESSOR, PBGA272 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC7447RX600NB | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PPC7457RX1000NB |
| MC7447RX733NB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC7447RX867NB | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:PPC7457RX1000NB |
| MC7448HX1000LC | 功能描述:IC MPU RISC 32BIT 360-FCCBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC7448HX1000LD | 功能描述:微处理器 - MPU APL8 RV2.2.1 1.15V 105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。