- 您现在的位置：买卖IC网 > PDF目录80341 > MC80C32-12SB (ATMEL CORP) 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 PDF资料下载
参数资料
| 型号： | MC80C32-12SB |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| 封装： | 0.600 INCH, SIDE BRAZED, DIP-40 |
| 文件页数： | 15/46页 |
| 文件大小： | 7004K |
| 代理商： | MC80C32-12SB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
147
7593L–AVR–09/12
AT90USB64/128
Figure 16-2. Counter unit block diagram.
Signal description (internal signals):
count
Increment or decrement TCNT2 by 1.
direction
Selects between increment and decrement.
clear
Clear TCNT2 (set all bits to zero).
clk
Tn
Timer/Counter clock, referred to as clk
T2 in the following.
top
Signalizes that TCNT2 has reached maximum value.
bottom
Signalizes that TCNT2 has reached minimum value (zero).
Depending on the mode of operation used, the counter is cleared, incremented, or decremented
at each timer clock (clk
T2). clkT2 can be generated from an external or internal clock source,
selected by the Clock Select bits (CS22:0). When no clock source is selected (CS22:0 = 0) the
timer is stopped. However, the TCNT2 value can be accessed by the CPU, regardless of
whether clk
T2 is present or not. A CPU write overrides (has priority over) all counter clear or
count operations.
The counting sequence is determined by the setting of the WGM21 and WGM20 bits located in
the Timer/Counter Control Register (TCCR2A) and the WGM22 located in the Timer/Counter
Control Register B (TCCR2B). There are close connections between how the counter behaves
(counts) and how waveforms are generated on the Output Compare outputs OC2A and OC2B.
For more details about advanced counting sequences and waveform generation, see “Modes of
The Timer/Counter Overflow Flag (TOV2) is set according to the mode of operation selected by
the WGM22:0 bits. TOV2 can be used for generating a CPU interrupt.
16.4
Output Compare unit
The 8-bit comparator continuously compares TCNT2 with the Output Compare Register
(OCR2A and OCR2B). Whenever TCNT2 equals OCR2A or OCR2B, the comparator signals a
match. A match will set the Output Compare Flag (OCF2A or OCF2B) at the next timer clock
cycle. If the corresponding interrupt is enabled, the Output Compare Flag generates an Output
Compare interrupt. The Output Compare Flag is automatically cleared when the interrupt is exe-
cuted. Alternatively, the Output Compare Flag can be cleared by software by writing a logical
one to its I/O bit location. The Waveform Generator uses the match signal to generate an output
according to operating mode set by the WGM22:0 bits and Compare Output mode (COM2x1:0)
bits. The max and bottom signals are used by the Waveform Generator for handling the special
cases of the extreme values in some modes of operation (“Modes of operation” on page 150).
Figure 15-10 on page 134 shows a block diagram of the Output Compare unit.
DATA BUS
TCNTn
Control logic
count
TOVn
(int.req.)
top
bottom
direction
clear
TOSC1
T/C
oscillator
TOSC2
Prescaler
clk
I/O
clk
Tn
相关PDF资料 |
PDF描述 |
|---|---|
| MC80C52EXXX-12SCD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-12P883D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52TXXX-12SBD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MD80C52EXXX-30/883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-30SC | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC-80C32E-30 | 制造商:AIMTEC 制造商全称:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
| MC-80C32E-30-E | 制造商:AIMTEC 制造商全称:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
| MC80D21000G | 制造商:COR 功能描述:RN |
| MC80F0104 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0104B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。