- 您现在的位置：买卖IC网 > PDF目录80341 > MC80C32-12SB (ATMEL CORP) 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 PDF资料下载
参数资料
| 型号： | MC80C32-12SB |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| 封装： | 0.600 INCH, SIDE BRAZED, DIP-40 |
| 文件页数： | 38/46页 |
| 文件大小： | 7004K |
| 代理商： | MC80C32-12SB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页
666
32117D–AVR-01/12
AT32UC3C
to an interrupt, and thus might lead to difficulties for interfacing with some serial peripherals
requiring the chip select line to remain active during a full set of transfers.
To facilitate interfacing with such devices, the CSRn registers can be configured with the Chip
Select Active After Transfer bit written to one (CSRn.CSAAT) . This allows the chip select lines
to remain in their current state (low = active) until transfer to another peripheral is required.
When the CSRn.CSAAT bit is written to qero, the NPCS does not rise in all cases between two
transfers on the same peripheral. During a transfer on a Chip Select, the SR.TDRE bit rises as
soon as the content of the TDR is transferred into the internal shifter. When this bit is detected
the TDR can be reloaded. If this reload occurs before the end of the current transfer and if the
next transfer is performed on the same chip select as the current transfer, the Chip Select is not
de-asserted between the two transfers. This might lead to difficulties for interfacing with some
serial peripherals requiring the chip select to be de-asserted after each transfer. To facilitate
interfacing with such devices, the CSRn registers can be configured with the Chip Select Not
Active After Transfer bit (CSRn.CSNAAT) written to one. This allows to de-assert systematically
the chip select lines during a time DLYBCS. (The value of the CSRn.CSNAAT bit is taken into
account only if the CSRn.CSAAT bit is written to zero for the same Chip Select).
Figure 26-8 on page 667 shows different peripheral deselection cases and the effect of the
CSRn.CSAAT and CSRn.CSNAAT bits.
26.7.3.8
FIFO management
A FIFO has been implemented in Reception FIFO (both in master and in slave mode), in order to
be able to store up to 4 characters without causing an overrun error. If an attempt is made to
store a fifth character, an overrun error rises. If such an event occurs, the FIFO must be flushed.
There are two ways to Flush the FIFO:
By performing four read accesses of the RDR (the data read must be ignored)
By writing a one to the Flush Fifo Command bit in the CR register (CR.FLUSHFIFO).
After that, the SPI is able to receive new data.
相关PDF资料 |
PDF描述 |
|---|---|
| MC80C52EXXX-12SCD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-12P883D | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52TXXX-12SBD | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MD80C52EXXX-30/883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
| MR80C52TXXX-30SC | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC-80C32E-30 | 制造商:AIMTEC 制造商全称:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
| MC-80C32E-30-E | 制造商:AIMTEC 制造商全称:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
| MC80D21000G | 制造商:COR 功能描述:RN |
| MC80F0104 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| MC80F0104B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。