- 您现在的位置：买卖IC网 > PDF目录80431 > MCF51QF32VHX (FREESCALE SEMICONDUCTOR INC) FLASH, 50 MHz, MICROCONTROLLER, QCC64 PDF资料下载
参数资料
| 型号： | MCF51QF32VHX |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | FLASH, 50 MHz, MICROCONTROLLER, QCC64 |
| 封装： | 9 X 9 MM, QFN-64 |
| 文件页数： | 46/72页 |
| 文件大小： | 1031K |
| 代理商： | MCF51QF32VHX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
6.8.5 I2S/SAI Switching Specifications
This section provides the AC timing for the I2S/SAI module in master mode (clocks are
driven) and slave mode (clocks are input). All timing is given for noninverted serial clock
polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP]
is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been
inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the
frame sync (FS) signal shown in the following figures.
All timing shown is also with respect to input signal transitions of 3 ns and a 50 pF
maximum load.
Table 36. I2S/SAI master mode timing
Num.
Characteristic
Min.
Max.
Unit
Operating voltage
1.71
3.6
V
S1
I2S_MCLK cycle time1
40
ns
S2
I2S_MCLK pulse width high/low
45%
55%
MCLK period
S3
I2S_TX_BCLK cycle time (output)1
I2S_RX_BCLK cycle time (output)1
80
160
—
ns
S4
I2S_TX_BCLK pulse width high/low
45%
55%
BCLK period
S5
I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/
I2S_RX_FS output valid
—
15
ns
S6
I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/
I2S_RX_FS output invalid
0
—
ns
S7
I2S_TX_BCLK to I2S_TXD valid
—
15
ns
S8
I2S_TX_BCLK to I2S_TXD invalid
0
—
ns
S9
I2S_RXD/I2S_RX_FS input setup before
I2S_RX_BCLK
25
—
ns
S10
I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK
0
—
ns
S11
I2S_TX_FS input assertion to I2S_TXD output valid2
—
21
ns
1. This parameter is limited in VLPx modes.
2. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear
Communication interfaces
MCF51JF128 Advance Information Data Sheet, Rev. 3, 08/2011.
50
Preliminary
Freescale Semiconductor, Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| MCF51QH128VHS | FLASH, 50 MHz, MICROCONTROLLER, QCC44 |
| MCF51QH64VFM | FLASH, 50 MHz, MICROCONTROLLER, QCC32 |
| MPC5602F0MLH6 | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64 |
| MB9AF112LPMC | RISC MICROCONTROLLER, PQFP64 |
| MB9AF116MPMC | RISC MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF51QH128 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH128VHS | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH128VHX | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH32VFM | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
| MCF51QH32VHS | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information Temperature range (ambient): -40°C to 105°C |
发布紧急采购，3分钟左右您将得到回复。