参数资料
型号: MCF52277CVM160J
厂商: Freescale Semiconductor
文件页数: 19/46页
文件大小: 0K
描述: IC MCU V2 32BIT 196MAPBGA
标准包装: 126
系列: MCF5227x
核心处理器: Coldfire V2
芯体尺寸: 32-位
速度: 166.67MHz
连通性: CAN,EBI/EMI,I²C,SPI,SSI,UART/USART,USB OTG
外围设备: DMA,LCD,PWM,WDT
输入/输出数: 55
程序存储器类型: ROMless
RAM 容量: 128K x 8
电压 - 电源 (Vcc/Vdd): 1.4 V ~ 1.6 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 196-LBGA
包装: 托盘
MCF5227x ColdFire Microprocessor Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
26
DD8
Data and Data Mask Output Hold (DQS
→DQ) Relative
to DQS (DDR Write Mode)
tDQDMI
1.0
ns
7
DD9
Input Data Skew Relative to DQS (Input Setup)
tDVDQ
—1
ns
8
DD10 Input Data Hold Relative to DQS
tDIDQ
0.25
× SD_CLK
+0.5ns
—ns
9
DD11 DQS falling edge from SDCLK rising (output hold time) tDQLSDCH
0.5
ns
1 The frequency of operation is either 2x or 4x the FB_CLK frequency of operation. FlexBus and SDRAM clock operate at the
same frequency as the internal bus clock.
2 SD_CLK is one SDRAM clock in ns.
3 Pulse-width high plus pulse-width low cannot exceed minimum or maximum clock period.
4 Command output valid should be one-half the memory bus clock (SD_CLK) plus some minor adjustments for process,
temperature, and voltage variations.
5 This specification relates to the required input setup time of today’s DDR memories. The device’s output setup should be larger
than the input setup of the DDR memories. If it is not larger, then the input setup on the memory will be in violation.
MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to
MEM_DQS[1], and MEM_DATA[7:0] is relative MEM_DQS[0].
6 The first data beat will be valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats
will be valid for each subsequent DQS edge.
7 This specification relates to the required hold time of today’s DDR memories. MEM_DATA[31:24] is relative to MEM_DQS[3],
MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to MEM_DQS[1], and MEM_DATA[7:0] is relative
MEM_DQS[0].
8 Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line
becomes valid. This input skew must include DDR memory output skew and system-level board skew (due to routing or other
factors).
9 Data input hold is derived from each DQS clock edge. It begins with a DQS transition and ends when the first data line becomes
invalid.
Table 15. DDR Timing Specifications (continued)
Num
Characteristic
Symbol
Min
Max
Unit
Notes
相关PDF资料
PDF描述
MCF5251CVM140 IC MPU 32BIT 140MHZ 225-MAPBGA
MCF5253CVM140J IC MCU 2.1MIPS 140MHZ 225MAPBGA
MCF5270CVM150 IC MCU 32BIT 150MHZ 196-MAPBGA
MCF5272VF66J IC MCU 32BIT 66MHZ 196-MAPBGA
MCF5275CVM166 IC MCU 32BIT 166MHZ 256-MAPBGA
相关代理商/技术参数
参数描述
MCF5232 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification
MCF5232160QFP 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification
MCF5232196MAPBGA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification
MCF5232CAB80 功能描述:微处理器 - MPU MCF5232 V2CORE 64KSRAM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MCF5232CVM100 功能描述:微处理器 - MPU MCF5232 V2CORE 64KSRAM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324