参数资料
型号: MCF5372LCVM240
厂商: Freescale Semiconductor
文件页数: 17/46页
文件大小: 0K
描述: IC MPU RISC 240MHZ 196-MAPBGA
产品培训模块: ColdFire® Embedded Voice Solution
标准包装: 126
系列: MCF537x
核心处理器: Coldfire V3
芯体尺寸: 32-位
速度: 240MHz
连通性: EBI/EMI,以太网,I²C,SPI,SSI,UART/USART,USB,USB OTG
外围设备: DMA,POR,PWM,WDT
输入/输出数: 62
程序存储器类型: ROMless
RAM 容量: 32K x 8
电压 - 电源 (Vcc/Vdd): 1.4 V ~ 3.6 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 196-LBGA
包装: 托盘
MCF537x ColdFire Microprocessor Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
24
DD8
Data and Data Mask Output Hold (DQS-->DQ) Relative to
DQS (DDR Write Mode)6
tDQDMI
1.0
ns
DD9
Input Data Skew Relative to DQS (Input Setup)7
tDVDQ
—1
ns
DD10
Input Data Hold Relative to DQS8
tDIDQ
0.25
× SD_CLK
+0.5ns
—ns
DD11 DQS falling edge from SDCLK rising (output hold time)
tDQLSDCH
0.5
ns
DD12 DQS input read preamble width
tDQRPRE
0.9
1.1
SD_CLK
DD13 DQS input read postamble width
tDQRPST
0.4
0.6
SD_CLK
DD14 DQS output write preamble width
tDQWPRE
0.25
SD_CLK
DD15 DQS output write postamble width
tDQWPST
0.4
0.6
SD_CLK
1 SD_CLK is one SDRAM clock in (ns).
2 Pulse width high plus pulse width low cannot exceed min and max clock period.
3 Command output valid should be 1/2 the memory bus clock (SD_CLK) plus some minor adjustments for process, temperature,
and voltage variations.
4 This specification relates to the required input setup time of today’s DDR memories. The processor’s output setup should be
larger than the input setup of the DDR memories. If it is not larger, the input setup on the memory is in violation.
MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to
MEM_DQS[1], and MEM_[7:0] is relative MEM_DQS[0].
5 The first data beat is valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats are
valid for each subsequent DQS edge.
6 This specification relates to the required hold time of today’s DDR memories. MEM_DATA[31:24] is relative to MEM_DQS[3],
MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to MEM_DQS[1], and MEM_[7:0] is relative
MEM_DQS[0].
7 Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line
becomes valid. This input skew must include DDR memory output skew and system level board skew (due to routing or other
factors).
8 Data input hold is derived from each DQS clock edge. It begins with a DQS transition and ends when the first data line
becomes invalid.
Table 11. DDR Timing Specifications (continued)
Num
Characteristic
Symbol
Min
Max
Unit
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MCF53721CVM240,
MCF5372LCVM240,
MCF5373LCVM240
相关PDF资料
PDF描述
MCF5407CAI220 IC MPU 32B 220MHZ COLDF 208-FQFP
MCF54418CMJ250 IC MCU 32BIT 256MAPBGA
MCF5475ZP266 IC MPU 32BIT COLDF 388-PBGA
MCF5482CZP166 IC MPU 32BIT COLDF 388-PBGA
MCHC11F1CFNE5 MCU 8BIT 1KRAM 512EE 68-PLCC
相关代理商/技术参数
参数描述
MCF5372LCVM240J 功能描述:32位微控制器 - MCU V3CORE RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT
MCF5373 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF5373_08 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor
MCF5373CAB180 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microprocessor Data Sheet
MCF5373L 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:ColdFire㈢ Microprocessor