参数资料
型号: MCIMX257CJM4A
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 400 MHz, MICROPROCESSOR, PBGA400
封装: 17 X 17 MM, 0.80 MM PITCH, ROHS COMPLIANT, PLASTIC, MAPBGA-400
文件页数: 140/154页
文件大小: 1498K
代理商: MCIMX257CJM4A
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 8
86
Freescale Semiconductor
3.7.9
Fast Ethernet Controller (FEC) Timing
The FEC is designed to support both 10- and 100-Mbps Ethernet networks compliant with the IEEE 802.3
standard. An external transceiver interface and transceiver function are required to complete the interface
to the media. The FEC supports 10/100 Mbps MII (18 pins altogether), 10/100 Mbps RMII (ten pins,
including serial management interface) and the 10-Mbps-only 7-Wire interface (which uses seven of the
MII pins), for connection to an external Ethernet transceiver. All signals are compatible with transceivers
operating at a voltage of 3.3 V.
The following subsections describe the timing for MII and RMII modes.
3.7.9.1
FEC MII Mode Timing
The following subsections describe MII receive, transmit, asynchronous inputs, and serial management
signal timings.
3.7.9.1.4
MII Receive Signal Timing (FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER, and
FEC_RX_CLK)
The receiver functions correctly up to an FEC_RX_CLK maximum frequency of 25 MHz + 1%. There is
no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the
FEC_RX_CLK frequency.
Figure 55 shows MII receive signal timings. Table 62 describes the timing parameters (M1–M4) shown in
the figure.
Figure 55. MII Receive Signal Timing Diagram
1 FEC_RX_DV, FEC_RX_CLK, and FEC_RXD0 have the same timing in 10 Mbps 7-wire interface mode.
Table 62. MII Receive Signal Timing
ID
Characteristic1
Min.
Max.
Unit
M1
FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup
5
ns
M2
FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold
5
ns
M3
FEC_RX_CLK pulse width high
35%
65%
FEC_RX_CLK period
M4
FEC_RX_CLK pulse width low
35%
65%
FEC_RX_CLK period
FEC_RX_CLK (input)
FEC_RXD[3:0] (inputs)
FEC_RX_DV
FEC_RX_ER
M3
M4
M1
M2
相关PDF资料
PDF描述
M102P0200.0000CK 200 MHz, OTHER CLOCK GENERATOR, MDIP24
MC3S12XEP100F1CVLR 32-BIT, FLASH, 50 MHz, RISC MICROCONTROLLER, PBGA208
MPC8541CPXAPFX 32-BIT, 1420 MHz, RISC PROCESSOR, CBGA360
MPC8541ECVTAPDX 32-BIT, 1700 MHz, RISC PROCESSOR, CBGA360
MPC8555ECVTAJD 32-BIT, 533 MHz, RISC PROCESSOR, PBGA783
相关代理商/技术参数
参数描述
MCIMX257CJM4A 制造商:Freescale Semiconductor 功能描述:IC
MCIMX257CJN4A 功能描述:处理器 - 专门应用 12X12 IMX25 1.2 RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX257CVM4 功能描述:处理器 - 专门应用 SENNA IMX25 INDUST RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX257DJM4 功能描述:处理器 - 专门应用 SENNA IMX25 COMM RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX257DJM4A 功能描述:处理器 - 专门应用 IMX25 1.2 COMM RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432