参数资料
型号: MCP4141T-502E/SN
厂商: Microchip Technology
文件页数: 57/88页
文件大小: 0K
描述: IC POT DGTL SNGL 5K SPI 8SOIC
标准包装: 3,300
系列: WiperLock™
接片: 129
电阻(欧姆): 5k
电路数: 1
温度系数: 标准值 150 ppm/°C
存储器类型: 易失
接口: 3 线 SPI(芯片选择)
电源电压: 1.8 V ~ 5.5 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 带卷 (TR)
MCP414X/416X/424X/426X
DS22059B-page 60
2008 Microchip Technology Inc.
8.2
Techniques to force the CS pin to
VIHH
The circuit in Figure 8-3 shows a method using the
TC1240A doubling charge pump. When the SHDN pin
is high, the TC1240A is off, and the level on the CS pin
is controlled by the PIC microcontrollers (MCUs) IO2
pin.
When the SHDN pin is low, the TC1240A is on and the
VOUT voltage is 2 * VDD. The resistor R1 allows the CS
pin to go higher than the voltage such that the PIC
MCU’s IO2 pin “clamps” at approximately VDD.
FIGURE 8-3:
Using the TC1240A to
generate the VIHH voltage.
The circuit in Figure 8-4 shows the method used on the
MCP402X Non-volatile Digital Potentiometer Evalua-
tion Board (Part Number: MCP402XEV). This method
requires that the system voltage be approximately 5V.
This ensures that when the PIC10F206 enters a
brown-out condition, there is an insufficient voltage
level on the CS pin to change the stored value of the
wiper. The MCP402X Non-volatile Digital Potentiome-
ter Evaluation Board User’s Guide (DS51546) contains
a complete schematic.
GP0 is a general purpose I/O pin, while GP2 can either
be a general purpose I/O pin or it can output the internal
clock.
For the serial commands, configure the GP2 pin as an
input (high impedance). The output state of the GP0 pin
will determine the voltage on the CS pin (VIL or VIH).
For high-voltage serial commands, force the GP0
output pin to output a high level (VOH) and configure the
GP2 pin to output the internal clock. This will form a
charge pump and increase the voltage on the CS pin
(when the system voltage is approximately 5V).
FIGURE 8-4:
MCP4XXX Non-volatile
Digital Potentiometer Evaluation Board
(MCP402XEV) implementation to generate the
VIHH voltage.
8.3
Using Shutdown Modes
Figure 8-5 shows a possible application circuit where
the
independent
terminals
could
be
used.
Disconnecting the wiper allows the transistor input to
be taken to the Bias voltage level (disconnecting A and
or B may be desired to reduce system current).
Disconnecting Terminal A modifies the transistor input
by the RBW rheostat value to the Common B.
Disconnecting Terminal B modifies the transistor input
by the RAW rheostat value to the Common A. The
Common A and Common B connections could be
connected to VDD and VSS.
FIGURE 8-5:
Example Application Circuit
using Terminal Disconnects.
CS
PIC MCU
MCP402X
R1
IO1
IO2
C2
TC1240A
VIN
SHDN
C+
C-
VOUT
C1
CS
PIC10F206
MCP4XXX
R1
GP0
GP2
C2
C1
Balance
Bias
W
B
Input
To base
of Transistor
(or Amplifier)
A
Common B
Common A
相关PDF资料
PDF描述
MS27505E25B1P CONN RCPT 128POS BOX MNT W/PINS
MCP4141T-502E/MS IC POT DGTL SNGL 5K SPI 8MSOP
MS27466E25B1PA CONN RCPT 128POS WALL MT W/PINS
MCP4141T-503E/MS IC POT DGTL SNGL 50K SPI 8MSOP
MS27474E16F6P CONN RCPT 6POS JAM NUT W/PINS
相关代理商/技术参数
参数描述
MCP4141T-502I/MF 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-502I/ML 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-502I/MS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-502I/P 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory
MCP4141T-502I/SL 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory