- 您现在的位置：买卖IC网 > PDF目录1853 > MCZ33991EGR2 (Freescale Semiconductor)IC GAUGE DRIVER SPI 24-SOIC PDF资料下载
参数资料
| 型号： | MCZ33991EGR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 12/36页 |
| 文件大小： | 0K |
| 描述： | IC GAUGE DRIVER SPI 24-SOIC |
| 标准包装： | 1,000 |
| 应用： | 步进电机驱动器，2 相 |
| 输出数： | 2 |
| 电流 - 输出： | 100mA |
| 电源电压： | 6.5 V ~ 26 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
33991 SPI INTERFACE AND PROTOCOL DESCRIPTION
INTRODUCTION
33991 SPI INTERFACE AND PROTOCOL DESCRIPTION
INTRODUCTION
The SPI interface has a full duplex, three-wire
synchronous, 16-bit serial synchronous interface data
transfer and four I/O lines associated with it: (SI, SO, SCLK,
out (D15 / D0) protocol with both input and output words
transferring the most significant bit first. All inputs are
compatible with 5.0 V CMOS logic levels.
and CS). The SI/SO pins of the 33991 follows a first in / first
DETAILED SIGNAL DESCRIPTIONS
CHIP SELECT (CS)
The Chip Select (CS) pin enables communication with the
master device. When this pin is in a logic [0] state, the 33991
is capable of transferring information to, and receiving
information from, the master. The 33991latches data in from
the Input Shift registers to the addressed registers on the
rising edge of CS. The output driver on the SO pin is enabled
when CS is logic [0]. When CS is logic high, signals at the
SCLK and SI pins are ignored; the SO pin is tri-stated (high
impedance). CS will only be transitioned from a logic [1] state
to a logic [0] state when SCLK is a logic [0]. CS has an
internal pull-up ( lup ) connected to the pin as specified in the
Control I/O Table .
SERIAL CLOCK (SCLK)
SCLK clocks the Internal Shift registers of the
33991device. The Serial Input (SI) pin accepts data into the
Input Shift register on the falling edge of the SCLK signal
while the Serial Output pin (SO) shifts data information out of
the SO Line Driver on the rising edge of the SCLK signal. It is
important the SCLK pin be in a logic [0] state whenever the
CS makes any transition. SCLK has an internal p ull down
( Idwn ), specified in the Control I/O Table . When CS is logic
[1], signals at the SCLK and SI pins are ignored; SO is tri-
stated (high impedance). See the Data Transfer Timing
diagrams in Figures 2 and 3.
SERIAL INPUT (SI)
This pin is the input of the Serial Peripheral Interface (SPI).
Serial Input (SI) information is read on the falling edge of
SCLK. A 16-bit stream of serial data is required on the SI pin,
beginning with the most significant bit (MSB). Messages not
multiples of 16 bits (e.g. daisy chained device messages) are
ignored. After transmitting a 16-bit word, the CS pin has to be
deasserted (logic [1]) before transmitting a new word. SI
information is ignored when CS is in a logic high state.
SERIAL OUTPUT (SO)
The Serial Output (SO) data pin is a tri-stateable output
from the Shift register. The Status register bits will be the first
16-bits shifted out. Those bits are followed by the message
bits clocked in FIFO, when the device is in a daisy chain
connection, or being sent words of 16-bit multiples. Data is
shifted on the rising edge of the SCLK signal. The SO pin will
remain in a high impedance state until the CS pin is put into
a logic low state.
FUNCTIONAL DESCRIPTION
This section provides a description of the 33991 SPI
behavior. To follow the explanations below, please refer to
the timing
Table 4. Data Transfer Timing
diagrams shown in Figures 4 and 5.
Pin
CS (1-to-0)
CS (0-to-1)
SO
SI
Description
SO pin is enabled
33991 configuration and desired output states are transferred and executed according to the data in
the Shift registers.
Will change state on the rising edge of the SCLK pin signal.
Will accept data on the falling edge of the SCLK pin signal
33991
Analog Integrated Circuit Device Data
12
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MCZ34702EWR2 | IC PWR SUPPLY 3A SW 32-SOIC |
| MDC3105DMT1 | IC INDUCTVE LOAD DRIVR 8V SC74-6 |
| MDP-02 | PLUG DBL BANANA W/WIRE GUIDE SET |
| MDP-S-9 | PLUG DBL BANANA W/SHORT BAR WHT |
| MDP-ST | PLUG DBL BANANA W/SOLDER TURRET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33993EW | 功能描述:接口 - 专用 MSDI RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| MCZ33993EWR2 | 功能描述:接口 - 专用 MSDI RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| MCZ33996CEK | 制造商:Freescale Semiconductor 功能描述:16 LOW SIDE SW - Bulk |
| MCZ33996CEKR2 | 制造商:Freescale Semiconductor 功能描述:16 LOW SIDE SW - Tape and Reel |
| MCZ33996EK | 功能描述:开关变换器、稳压器与控制器 16 LOW SIDE SW RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。