参数资料
型号: MIC2591B-5YTQ
厂商: MICREL INC
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQFP48
封装: LEAD FREE, TQFP-48
文件页数: 18/34页
文件大小: 1920K
代理商: MIC2591B-5YTQ
MIC2591B
Micrel
March 2005
25
M9999-033105
Control Register, Slot A (CNTRLA)
8-Bits, Read/Write
Control Register, Slot A (CNTRLA)
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
Bit(s)
Function
Operation
AUXAPG
AUX output power-good status, Slot A
1 = Power-is-Good
(VAUXA Output is above its UVLO
threshold)
MAINAPG MAIN output power-good status, Slot A
1 = Power-is-Good
(MAINA Outputs are above their UVLO
thresholds)
D[5]
Reserved
Always read as zero
D[4]
Reserved
Always read as zero
D[3]
Reserved
Always read as zero
/FORCE_A Allows or inhibits the operation of the /FORCE_ONA
0 = /FORCE_ONA is enabled
ENABLE
input pin
1 = /FORCE_ONA is disabled
MAINA
MAIN enable control, Slot A
0 = Off, 1 = On
VAUXA
VAUX enable control, Slot A
0 = Off, 1 = On
Power-Up Default Value:
0000 0000b = 00h
Read Command_Byte Value (R/W):
0000 0010b = 02h
The power-up default value is 00h. Slot is disabled upon power-up, i.e., all supply outputs are off.
Notes:
1.
The state of the /PWRGDA pin is the logical AND of the values of the AUXAPG and the MAINAPG bits, except when /FORCE_ONA is asserted. If
/FORCE_ONA is asserted (the pin is pulled low), and /FORCE_AENABLE is set to a logic zero, the /PWRGDA pin will be unconditionally forced to
its open-drain (“Power Not Good”) state.
2.
The values of the MAINAPG and AUXAPG register bits are not affected by /FORCE_ONA, but will instead continue to read as high if power is
“Good,” and as low if the conditions which indicate that power is good are not met.
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
(MAINA Outputs are above their UVLO
(VAUXA Output is above its UVLO
threshold)
MAINAPG MAIN output power-good status, Slot A
1 = Power-is-Good
(MAINA Outputs are above their UVLO
thresholds)
D[5]
Reserved
Always read as zero
D[4]
Reserved
Always read as zero
D[3]
Reserved
Always read as zero
/FORCE_A Allows or inhibits the operation of the /FORCE_ONA
0 = /FORCE_ONA is enabled
ENABLE
input pin
1 = /FORCE_ONA is disabled
MAINA
MAIN enable control, Slot A
0 = Off, 1 = On
VAUXA
VAUX enable control, Slot A
0 = Off, 1 = On
Bit(s)
Function
Operation
AUXAPG
AUX output power-good status, Slot A
1 = Power-is-Good
(VAUXA Output is above its UVLO
threshold)
MAINAPG MAIN output power-good status, Slot A
1 = Power-is-Good
(MAINA Outputs are above their UVLO
thresholds)
D[5]
Reserved
Always read as zero
D[4]
Reserved
Always read as zero
D[3]
Reserved
Always read as zero
/FORCE_A Allows or inhibits the operation of the /FORCE_ONA
0 = /FORCE_ONA is enabled
ENABLE
input pin
1 = /FORCE_ONA is disabled
MAINA
MAIN enable control, Slot A
0 = Off, 1 = On
VAUXA
VAUX enable control, Slot A
0 = Off, 1 = On
Bit(s)
Function
Operation
AUXAPG
AUX output power-good status, Slot A
1 = Power-is-Good
(VAUXA Output is above its UVLO
threshold)
MAINAPG MAIN output power-good status, Slot A
1 = Power-is-Good
(MAINA Outputs are above their UVLO
D[5]
Reserved
Always read as zero
D[4]
Reserved
Always read as zero
D[3]
Reserved
Always read as zero
/FORCE_A Allows or inhibits the operation of the /FORCE_ONA
0 = /FORCE_ONA is enabled
ENABLE
input pin
1 = /FORCE_ONA is disabled
MAINA
MAIN enable control, Slot A
0 = Off, 1 = On
VAUXA
VAUX enable control, Slot A
0 = Off, 1 = On
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
ENABLE
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
read-only
read only
read-only
read/write
AUXAPG
MAINAPG
Reserved
/FORCE_A
MAINA
VAUXA
相关PDF资料
PDF描述
MIC30711-5100W-LF3 32 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
MIC3730-1.8BR 1.8 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PSSO5
MIC5225-1.5YM5TR 1.5 V FIXED POSITIVE LDO REGULATOR, 0.45 V DROPOUT, PDSO5
MIC5225-2.5YM5TR 2.5 V FIXED POSITIVE LDO REGULATOR, 0.45 V DROPOUT, PDSO5
MIC5225-3.3YM5TR 3.3 V FIXED POSITIVE LDO REGULATOR, 0.45 V DROPOUT, PDSO5
相关代理商/技术参数
参数描述
MIC2592B-2BTQ 功能描述:IC CTRLR HOTPLUG PCI DUAL 48TQFP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
MIC2592B-2BTQ TR 功能描述:IC PCI HOT PLUG CTLR DUAL 48TQFP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件
MIC2592B-2YTQ 功能描述:热插拔功率分布 Dual-slot PCI-Express Hot Swap Power Controller - Lead Free RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC2592B-2YTQ TR 功能描述:热插拔功率分布 Dual-slot PCI-Express Hot Swap Power Controller - Lead Free RoHS:否 制造商:Texas Instruments 产品:Controllers & Switches 电流限制: 电源电压-最大:7 V 电源电压-最小:- 0.3 V 工作温度范围: 功率耗散: 安装风格:SMD/SMT 封装 / 箱体:MSOP-8 封装:Tube
MIC2593-2BTQ 功能描述:IC CTRLR HOTPLUG PCI DUAL 48TQFP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP(3x3) 包装:管件