- 您现在的位置：买卖IC网 > PDF目录95954 > MK2049-34SITR (INTEGRATED DEVICE TECHNOLOGY INC) 77.76 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF资料下载
参数资料
| 型号： | MK2049-34SITR |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 77.76 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封装： | 0.300 INCH, SOIC-20 |
| 文件页数： | 6/9页 |
| 文件大小： | 96K |
| 代理商： | MK2049-34SITR |
MK2049-34
3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL
VCXO AND SYNTHESIZER
IDT 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL
6
MK2049-34
REV F 102203
External Component Selection
The MK2049-34 requires a minimum number of external components for proper operation. Decoupling capacitors of 0.01
μF
must be connected between VDD and GND pins close to the chip (especially pins 4 and 7, 15 and 17), and 33
Ω series
terminating resistors should be used on clock outputs with traces longer than one inch (assuming 50
Ωtraces). The selection
of additional external components is described in the following sections.
Loop Filter
Information on how to configure the external loop filter, connected between pins CAP1 and CAP2, can be found at
www.idt.com/?app=calculators&source=support_menu.
Crystal Operation
The MK2049-34 operates by phase locking the input signal to a VCXO which consists of the recommended pullable VCXO
crystals and the integrated VCXO oscillator circuit on the MK2049. To achieve the best performance and reliability, the
layout guidelines shown on the previous page should be closely followed.
The frequency of oscillation of a quartz crystal is determined by its cut and by the load capacitors connected to it. The
MK2049 has variable load capacitors on-chip which “pull” or change the frequency of the crystal. External stray capacitance
must be kept to a minimum to ensure maximum pullability of the crystal. To achieve this, the layout should use short traces
between the MK2049 and the crystal.
For the VCXO to operate correctly, a pullable crystal must be used. For more information, including a list of approved
crystals, please refer to application note MAN05 on the IDT web site.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2049-34. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Recommended Operation Conditions
Item
Rating
Supply Voltage, VDD
7 V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
-40 to +85
° C
Storage Temperature
-65 to +150
° C
Junction Temperature
175
° C
Soldering Temperature
250
° C
Parameter
Min.
Typ.
Max.
Units
Ambient Operating Temperature
-40
+85
° C
Power Supply Voltage (measured in respect to GND)
+3.15
+3.3
+3.45
V
相关PDF资料 |
PDF描述 |
|---|---|
| MK2704S | 36.864 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK2705S | 24.576 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK2716S | 74.25 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| MK2727SLF | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK2732-06GLF | 54 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2049-35 | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
| MK2049-35SI | 制造商:Integrated Device Technology Inc 功能描述:49.152 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2049-35SITR | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
| MK2049-36 | 制造商:ICS 制造商全称:ICS 功能描述:3.3 V Communications Clock PLL |
| MK2049-36SI | 功能描述:IC VCXO PLL CLK SYNTH 20-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
发布紧急采购，3分钟左右您将得到回复。