- 您现在的位置：买卖IC网 > PDF目录132980 > MK2069-02GI 160 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | MK2069-02GI |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封装： | 6.10 MM, 0.50 MM PITCH, TSSOP-56 |
| 文件页数： | 16/20页 |
| 文件大小： | 347K |
| 代理商： | MK2069-02GI |
VCXO-Based Clock Jitter Attenuator and Translator
MDS 2069-02 G
5
Revision 050203
Integrated Circuit Systems, Inc. l 525 Race Street, San Jose, CA 95126 l tel (408) 295-9800 l
MK2069-02
Application Information
The MK2069-02 is a mixed analog / digital integrated
circuit that is sensitive to PCB (printed circuit board)
layout and external component selection. Used
properly, the device will provide the same high
performance expected from a canned VCXO-based
hybrid timing device, but at a lower cost. To help avoid
unexpected problems, the guidance provided in the
sections below should be followed.
Setting VCLK Output Frequency
The frequency of the VCLK output is determined by the
following relationship:
Where:
FV Divider = 1 to 4096
VCLK output frequency range is set by the allowable
frequency range of the external VCXO crystal and by
the internal VCXO divider selections:
Where:
f(VCXO) = F(External Crystal) = 8 to 27 MHz
SV Divider = 1,2,4,6,8,10,12 or 16
A higher crystal frequency will generally produce lower
phase noise and therefore is preferred. A crystal
frequency between 13.5 MHz and 27 MHz is
recommended.
Because VCLK is generated by the external crystal, the
tracking range of VCLK in a given configuration is
limited by the pullable range of the crystal. This is
guaranteed to be +/-115 ppm minimum. This tracking
range in ppm also applies to the input clock and all
clock outputs if the device is to remain frequency
locked to the input, which is required for normal
operation.
Setting TCLK Output Frequency
The clock frequency of TCLK is determined by:
Where:
FT Divider = 1 to 8
The frequency range of TCLK is set by the operational
range of the internal VCO circuit and the output divider
selections:
Where:
f(VCO) = 40 to 320 MHz
ST Divider = 2 or 16
A higher VCO frequency will generally produce lower
phase noise and therefore is preferred.
MK2069-02 Loop Response and JItter
Attenuation Characteristics
The MK2069-02 will reduce the transfer of phase jitter
existing on the input reference clock to the output clock.
This operation is known as jitter attenuation. The
low-pass frequency response of the VCXO PLL loop is
the mechanism that provides input jitter attenuation.
Clock jitter, more accurately called phase jitter, is the
overall instability of the clock period which can be
measured in the time domain using an oscilloscope, for
instance. Jitter is comprised of phase noise which can
be represented in the frequency domain. The phase
noise of the input reference clock is attenuated
according to the VCXO PLL low-pass frequency
response curve. The response curve, and thus the jitter
attenuation characteristics, can be established through
the selection of external MK2069-02 passive
components and other device setting as explained in
the following section.
f(VCLK)
FV Divider
f(ICLK)
×
=
f(VCLK)
fVCXO
()
SV Divider
-----------------------
=
f(TCLK)
FT Divider
f(VCLK)
×
=
f(TCLK)
f(VC0)
ST Divider
-----------------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| MC68882CFN16A | 32-BIT, MATH COPROCESSOR, PQCC68 |
| MC68882CFN20A | 32-BIT, MATH COPROCESSOR, PQCC68 |
| MC68882CFN33A | 32-BIT, MATH COPROCESSOR, PQCC68 |
| MC68882CRC20A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68882CRC33A | 32-BIT, MATH COPROCESSOR, CPGA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2069-03 | 制造商:ICS 制造商全称:ICS 功能描述:VCXO-Based Clock Translator with High Multiplication |
| MK2069-03GI | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:27 系列:Precision Edge® 类型:频率合成器 PLL:是 输入:PECL，晶体 输出:PECL 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/是 频率 - 最大:800MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 5.25 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:管件 |
| MK2069-03GITR | 功能描述:时钟发生器及支持产品 VCXO-BASED CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK2069-04 | 制造商:ICS 制造商全称:ICS 功能描述:VCXO-Based Universal Clock Translator |
| MK2069-04GI | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
发布紧急采购，3分钟左右您将得到回复。