- 您现在的位置：买卖IC网 > PDF目录45328 > MK2069-04GI (INTEGRATED DEVICE TECHNOLOGY INC) 160 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | MK2069-04GI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 160 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封装： | 6.10 MM, 0.50 MM PITCH, TSSOP-56 |
| 文件页数： | 16/21页 |
| 文件大小： | 410K |
| 代理商： | MK2069-04GI |
MK2069-04
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
VCXO AND SYNTHESIZER
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
4
MK2069-04
REV J 051310
Functional Description
The MK2069-04 is a PLL (Phase Locked Loop) based clock
generator that generates output clocks synchronized to an
input reference clock. It contains two cascaded PLL’s with
user selectable divider ratios.
The first PLL is VCXO-based and uses an external pullable
crystal as part of the normal “VCO” (voltage controlled
oscillator) function of the PLL. The use of a VCXO assures
a low phase noise clock source even when a low PLL loop
bandwidth is implemented. A low loop bandwidth is needed
when the input reference frequency at the phase detector is
low, or when jitter attenuation of the input reference is
desired.
The second PLL is used to translate or multiply the
frequency of the VCXO PLL which has a maximum output
frequency of 27 MHz. This second PLL, or Translator PLL,
uses an on-chip VCO circuit that can provide an output clock
up to 160 MHz. The Translator PLL uses a high loop
bandwidth (typically greater than 1 MHz) to assure stability
of the clock output generated by the VCO. It requires a
stable, high frequency input reference which is provided by
the VCXO.
The divide values of the divider blocks within both PLLs are
set by device pin configuration. This enables the system
designer to define the following:
Input clock frequency
VCXO crystal frequency
VCLK output frequency
RCLK output frequency, which is also the phase detector
frequency of the VCXO PLL.
TCLK output frequency
Any unused clock or logic outputs can be tri-stated to reduce
interference (jitter, phase noise) on other clock outputs.
Outputs can also be tri-stated for system testing purposes.
External components are used to configure the VCXO PLL
loop response. This serves to maximize loop stability and to
achieve the desired input clock jitter attenuation
characteristics.
42
VCLK
Output
Clock output from VCXO PLL
43
VDDP
Power
Power Supply for output drivers (VCLK, TCLK, RCLK, LD, LDR).
44
TCLK
Output
Clock output from Translator PLL
45
LD
Output
Lock detector output.
46
VDD
Power
Power Supply connection for internal digital circuitry.
47
OER
Input
Output enable for RCLK. RCLK is tri-stated when low, internal pull-up.
48
OEV
Input
Output enable for VCLK. VCLK is tri-stated when low, internal pull-up.
49
OET
Input
Output enable for TCLK. TCLK is tri-stated when low, internal pull-up.
50
OEL
Input
Output enable for LD. LD is tri-stated when low, internal pull-up.
51
RV2
Input
Reference Divider bit 2 input, VCXO PLL, internal pull-up.
52
RV3
Input
Reference Divider bit 3 input, VCXO PLL, internal pull-up.
53
RV4
Input
Reference Divider bit 4 input, VCXO PLL, internal pull-up.
54
SV0
Input
Scaler Divider bit 0 input, VCXO PLL, internal pull-up.
55
SV1
Input
Scaler Divider bit 1 input, VCXO PLL, internal pull-up.
56
RPV
Input
RPV divider, VCXO PLL, internal pull-up.
Pin
Number
Pin
Name
Pin
Type
Pin Description
相关PDF资料 |
PDF描述 |
|---|---|
| MK20DN512ZVLL10 | RISC MICROCONTROLLER, PQFP100 |
| MK20DN512ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK20DX128ZVMD10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX128ZVMD10R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK20DX256ZVLQ10 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK2069-04GILF | 功能描述:时钟发生器及支持产品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK2069-04GILFTR | 功能描述:时钟发生器及支持产品 VCXO-BASED UNIVERSAL CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MK2069-04GITR | 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MK206N 454634/1/MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes |
| MK206S 454634MK | 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。