参数资料
型号: MK2069-04GITR
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 160 MHz, OTHER CLOCK GENERATOR, PDSO56
封装: 6.10 MM, 0.50 MM PITCH, TSSOP-56
文件页数: 7/21页
文件大小: 410K
代理商: MK2069-04GITR
MK2069-04
VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
VCXO AND SYNTHESIZER
IDT VCXO-BASED UNIVERSAL CLOCK TRANSLATOR
15
MK2069-04
REV J 051310
Circuit Troubleshooting
1) IF TCLK or VCLK does not lock to ICLK
First check VCLK to ICLK. It is best to display and trigger the
scope with RCLK, especially if a non-integer VCXO PLL
multiplication ratio is used.
If VCLK is not locked to ICLK:
1.1) Ensure the proper ICLK input is selected.
1.2) Check RPV, RV, SV, FV Divider settings
1.3) Ensure ICLK is within lock range (within about 100 ppm
of the nominal input frequency, limited by pull range of the
external crystal). If in doubt, tweak the ICLK frequency up
and down to see if VCLK locks.
1.4) Ensure ICLK jitter is not excessive. If ICLK jitter is
excessive device may not lock. Also see item 2.1 below.
1.5) Clean the PCB. The VCXO PLL loop filter is very
sensitive to board leakage, especially when the VCXO PLL
phase detector frequency is in the low kHz. If organic solder
flux is used (most common today) scrub the PCB board with
detergent and water and then blow and bake dry. Inorganic
solder flux (Rosen core) requires solvent. See also section
3 below.
2) If There is Excessive Jitter on VCLK or TCLK
2.1) The problem may be an unstable input reference clock.
An unstable ICLK will not appear to jitter when ICLK is used
as the oscilloscope trigger source. In this condition, VCLK
and TCLK may appear to be unstable since the jitter from
ICLK (the trigger source) has been removed by the trigger
circuit of the scope.
2.2) The instability may be caused by VCXO PLL loop filter
leakage. Refer to item 1.5 above.
2.3) VCLK and TCLK jitter can also be caused by poor
power supply decoupling. Ensure a bulk decoupling
capacitor is in place.
2.4) Ensure that the VCXO PLL loop bandwidth is
sufficiently low. It should be at least 1/20th of the phase
detector frequency.
2.5) Ensure that the VCXO PLL loop damping is sufficient.
If should be at least 0.7, preferably 1.0 or higher.
2.6) Ensure that the 2nd pole in the VCXO PLL loop filter is
set sufficiently. In general, CP should be equal to CS/20. If
CP is too high, passband peaking will occur and loop
instability may occur. If CP is set too low, excessive VCXO
modulation by the charge correction pulses may occur.
3) If There is Excessive Input to Output Skew
3.1) TCLK should track VCLK. The rising edge of TCLK
should be within a few nanoseconds of VCLK.
3.1) VCLK should track RCLK. The rising edge of VCLK
should be within 5-10 nsec of RCLK (VCLK leads).
3.3) The biggest cause of input to output skew is VCXO PLL
loop filter leakage. Skew is best observed by comparing
ICLK to RCLK. When no leakage is present the rising edge
of RCLK should lag the rising edge of ICLK by about 10
sec. Loop filter leakage can greatly increase this lag time
or cause the loop to not lock. Refer to item 1.5, above.
3.4) Another way to view the loop filter leakage is to observe
LDR pin. Use RCLK as the scope trigger. LDR will produce
a negative pulse equal in length to the charge pump pulse.
3.5) Filter leakage can also be caused by the use of
improper loop capacitors. Refer to the section titled ‘Loop
Filter Capacitor Type’ on page 9.
相关PDF资料
PDF描述
MK2069-04GI 160 MHz, OTHER CLOCK GENERATOR, PDSO56
MK20DN512ZVLL10 RISC MICROCONTROLLER, PQFP100
MK20DN512ZVLQ10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK20DX128ZVMD10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK20DX128ZVMD10R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
相关代理商/技术参数
参数描述
MK206N 454634/1/MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; For Use With:Rotary Switches; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact ;RoHS Compliant: Yes
MK206S 454634MK 制造商:NSF (CONTROLS) 功能描述:WAFER MK 2POLE 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS 制造商:NSF (CONTROLS) 功能描述:WAFER, MK, 2POLE, 6 POS; No. of Poles:2; No. of Positions:6; SVHC:No SVHC (19-Dec-2012); Contact Current @ Contact Voltage AC Max:500mA; Contact Current AC Max:5A; Contact Current DC Max:5A; Contact Current Rating:5A; Contact ;RoHS Compliant: Yes
MK20-B-100W 功能描述:近程传感器 1 Form A Cylindrical Term. RoHS:否 制造商:Vishay Semiconductors 感应方式:Optical 感应距离:1 mm to 200 mm 电源电压:2.5 V to 3.6 V 安装风格:SMD/SMT 输出配置:Digital 最大工作温度:+ 85 C 最小工作温度:- 25 C 系列:VCNL3020
MK20-B-100W_DE 制造商:MEDER 制造商全称:Meder Electronic 功能描述:(deutsch) MK Reed Sensor
MK20-B-500W 制造商:MEDER 制造商全称:Meder Electronic 功能描述:MK Reed Sensor