- 您现在的位置：买卖IC网 > PDF目录69033 > MK30N512VML100 (FREESCALE SEMICONDUCTOR INC) RISC MICROCONTROLLER, PBGA104 PDF资料下载
参数资料
| 型号： | MK30N512VML100 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | RISC MICROCONTROLLER, PBGA104 |
| 封装： | 8 X 8 MM, MAPBGA-104 |
| 文件页数： | 22/60页 |
| 文件大小： | 877K |
| 代理商： | MK30N512VML100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Table 18. Flash command timing characteristics (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
trdrsrc
Read Resource execution time
—
35
μs
tpgm4
Program Longword execution time
—
50
TBD
μs
tersblk
Erase Flash Block execution time
—
160
800
ms
tersscr
Erase Flash Sector execution time
—
20
100
ms
tpgmsec2k
Program Section execution time (2 KB flash sec‐
tor)
—
TBD
ms
trd1all
Read 1s All Blocks execution time
—
2.8
ms
trdonce
Read Once execution time
—
35
μs
tpgmonce
Program Once execution time
—
50
TBD
μs
tersall
Erase All Blocks execution time
—
320
1600
ms
tvfykey
Verify Backdoor Access Key execution time
—
35
μs
1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
6.4.1.3 Flash (FTFL) Current and Power Parameters
Table 19. Flash (FTFL) current and power parameters
Symbol
Description
Typ.
Unit
IDD_PGM
Worst case programming current in program flash
10
mA
6.4.1.4 Reliability Characteristics
Table 20. NVM reliability characteristics
Symbol
Description
Min.
Typ.1
Max.
Unit
Notes
Program Flash
tnvmretp10k Data retention after up to 10 K cycles
5
TBD
—
years
tnvmretp1k Data retention after up to 1 K cycles
10
TBD
—
years
tnvmretp100 Data retention after up to 100 cycles
15
TBD
—
years
nnvmcycp
Cycling endurance
10 K
TBD
—
cycles
1. Typical data retention values are based on intrinsic capability of the technology measured at high temperature derated to
25°C. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin
EB618.
2. Data retention is based on Tjavg = 55°C (temperature profile over the lifetime of the application).
3. Cycling endurance represents number of program/erase cycles at -40°C ≤ Tj ≤ 125°C
Peripheral operating requirements and behaviors
K30 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
Freescale Semiconductor, Inc.
Preliminary
29
相关PDF资料 |
PDF描述 |
|---|---|
| MK40N512VLL100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK40N512VLL100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100 |
| MK40N512VMD100R | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| MK40N512VLQ100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144 |
| MK40N512VMD100 | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK30R1F | 制造商:Ohmite Mfg Co 功能描述: |
| MK30X128VLQ100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30X128VMD100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30X256VLQ100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
| MK30X256VMD100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:K30 Sub-Family Data Sheet |
发布紧急采购，3分钟左右您将得到回复。