- 您现在的位置：买卖IC网 > PDF目录80431 > MK53DX256ZCMD10R (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 PDF资料下载
参数资料
| 型号： | MK53DX256ZCMD10R |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封装： | 13 X 13 MM, MAPBGA-144 |
| 文件页数： | 42/82页 |
| 文件大小： | 1124K |
| 代理商： | MK53DX256ZCMD10R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
6.6.1.3 16-bit ADC with PGA operating conditions
Table 29. 16-bit ADC with PGA operating conditions
Symbol
Description
Conditions
Min.
Max.
Unit
Notes
VDDA
Supply voltage
Absolute
1.71
—
3.6
V
VREFPGA PGA ref voltage
VREF_OU
T
VREF_OU
T
VREF_OU
T
V
VADIN
Input voltage
VSSA
—
VDDA
V
VCM
Input Common
Mode range
VSSA
—
VDDA
V
RPGAD
Differential input
impedance
Gain = 1, 2, 4, 8
Gain = 16, 32
Gain = 64
—
128
64
32
—
kΩ
IN+ to IN-4
RAS
Analog source
resistance
—
100
—
Ω
TS
ADC sampling
time
1.25
—
s
Crate
ADC conversion
rate
≤ 13 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock = 50
MHz
18.484
—
450
Ksps
16 bit modes
No ADC hardware
averaging
Continuous
conversions enabled
Peripheral clock = 50
MHz
37.037
—
250
Ksps
1. Typical values assume VDDA = 3.0 V, Temp = 25°C, fADCK = 6 MHz unless otherwise stated. Typical values are for
reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF_OUT)
3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other
than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is RPGAD/2
5. The analog source resistance (RAS), external to MCU, should be kept as minimum as possible. Increased RAS causes drop
in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25s
time should be allowed for Fin=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at
8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1
Peripheral operating requirements and behaviors
K53 Sub-Family Data Sheet Data Sheet, Rev. 5, 5/2011.
Freescale Semiconductor, Inc.
Preliminary
47
相关PDF资料 |
PDF描述 |
|---|---|
| MPC5607BF0AVLU4R | 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP176 |
| MPC8347ECZQAJF | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA620 |
| MPC8358ECVVADDGA | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA740 |
| MPC8360ECZUAJDHA | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA740 |
| MPC8544ECVTANJB | 32-BIT, 800 MHz, RISC PROCESSOR, PBGA783 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MK53DX256ZCYY10 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Integrated measurement engine, Ethernet and LCD |
| MK53N512CLQ100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK53N512CMD100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK53X256CLQ100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
| MK53X256CMD100 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz |
发布紧急采购，3分钟左右您将得到回复。