- 您现在的位置：买卖IC网 > PDF目录98023 > ML60851CGA (OKI ELECTRIC INDUSTRY CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851CGA |
| 厂商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 9 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件页数： | 7/67页 |
| 文件大小： | 389K |
| 代理商： | ML60851CGA |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
PEDL60851C-02
1Semiconductor
ML60851C
15/67
End Point Packet Ready Register (PKTRDY)
This register indicates whether or not the preparations for reading out or writing in a packet data have been
completed. In addition, this register is also used for controlling the handshake packet (ACK/NAK)
Read address
C8h
Write address
48h
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
000
0000
0
After a bus reset
000
0000
0
Definition
0
This is the register for indicating that the local MCU can request a read/write of the FIFO for each EP. The logical
sums (AND) of each of these bits and the corresponding bits of INTENBL become the bits of INTSTAT.
The ML60851C asserts a receive packet ready bit (set to “0”) and generates an interrupt cause. The local MCU
resets the receive packet ready bit after completion of the interrupt servicing (such as taking out data from the
corresponding receive FIFO, etc.,).
The ML60851C deasserts a transmit packet ready bit and generates an interrupt cause. The local MCU sets the
receive packet ready bit after completion of the interrupt servicing (such as writing data in the corresponding
transmit FIFO, etc.,).
The bit D3 is fixed at “0”, and even if a “1” is written in this bit, that write operation will be invalid.
The operations of the different bits of PKTRDY are described in detail below.
EP0 Receive packet ready (R/Reset)
EP1 Receive packet ready (R/Reset)
EP2 Receive packet ready (R/Reset)
EP0 Transmit packet ready (R/Set)
EP1 Transmit packet ready (R/Set)
EP2 Transmit packet ready (R/Set)
EP3 Transmit packet ready (R/Set)
相关PDF资料 |
PDF描述 |
|---|---|
| ML60851DTB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60852A | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851CTB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851D | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851E | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
发布紧急采购，3分钟左右您将得到回复。