- 您现在的位置：买卖IC网 > PDF目录45333 > ML67Q5002LA (OKI ELECTRIC INDUSTRY CO LTD) 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 PDF资料下载
参数资料
| 型号： | ML67Q5002LA |
| 厂商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 |
| 封装： | 11 X 11 MM, 0.80 MM PITCH, PLASTIC, LFBGA-144 |
| 文件页数： | 15/20页 |
| 文件大小： | 650K |
| 代理商： | ML67Q5002LA |
ML675001/ML67Q5002/ML67Q5003
4 Oki Semiconductor
April 2004, Rev 2.0
Direct Memory Access Controller
Two DMA channels that transfer data between:
Memory and memory
I/O and memory
I/O and I/O.
External Memory Controller
Controls access of externally connected devices such as ROM (FLASH), SRAM,
SDRAM (EDO DRAM) and I/O devices.
1. ROM (FLASH) access function: 1 bank
Supports 16-bit devices
Supports FLASH memory: Byte write (can be written only by IF equivalent
to SRAM). In ML67Q5002/5003, control internal FLASH access.
Congurable access timing.
2. SRAM access function: 1 bank
Supports 16-bit devices
Supports asynchronous SRAM
Congurable access timing.
3. DRAM access function: 1 bank
Supports 16-bit devices
Supports EDO/SDRAM: Simultaneous connections to EDO-DRAM and
SDRAM cannot be made.
Congurable access timing.
4. External I/O access function: 2 banks
Supports 8-bit/16-bit access: Independent conguration for each bank.
Each bank has two chip selects: XIOCS_N[3:0].
Supports external wait input: XWAIT
Access timing congurable for each bank independently.
GPIO
42-bit parallel port (four 8-bit ports and one 10-bit port).
1. Number of
channels:
2 channels
2. Channel priority
level:
Fixed mode:
Channel priority level is always
xed (channel 0 >1).
Roundrobin:
Priority level of the channel
requested for transfer is kept
lowest.
3. Maximum number
of transfers:
65,536 (64K times).
4. Data transfer size: Byte (8 bits), Half-word (16 bits), Word (32 bits)
5. Bus request
system:
Cycle steal
mode:
Bus request signal is asserted for
each DMA transfer cycle.
Burst mode:
Bus request signal is asserted until
all transfers of transfer cycles are
complete.
6. DMA transfer
request:
Software
request:
By setting the software transfer
request bit inside the DMAC, the
CPU starts DMA transfer.
External
request:
DMA transfer is started by exter-
nal request allocated to each
channel.
7. Interrupt request:
Interrupt request is generated in CPU after the end
of DMA transfer for the set number of transfer
cycles, or after the occurrence of an error.
Interrupt request signal is output separately for
each channel.
Interrupt request signal output can be masked for
each channel.
PIOA[7:0]
PIOB[7:0]
PIOC[7:0]
PIOD[7:0]
PIOE[9:0]
Combination port
UART
DMAC, SIO (PLAT-7B)
PWM, XA[23:19], XWR
DRAM control signals etc.
SSIO, I2C, External interrupt signal
1. Input/output selectable at bit level.
2. Each bit can be used as an interrupt source.
3. Interrupt mask and interrupt mode (level) can be set for all bits.
4. The ports are congured as inputs immediately after reset.
5. Primary/secondary function of each port can be set independently.
相关PDF资料 |
PDF描述 |
|---|---|
| ML675001LA | 32-BIT, 60 MHz, RISC MICROCONTROLLER, PBGA144 |
| ML67Q5003TC | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PQFP144 |
| ML675001TC | 32-BIT, 60 MHz, RISC MICROCONTROLLER, PQFP144 |
| ML67Q5002TC | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PQFP144 |
| ML67Q5002LA | 32-BIT, FLASH, 60 MHz, RISC MICROCONTROLLER, PBGA144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML67Q5002-NNNLA | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5002-NNNTC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5002TC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q5003 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:32-bit ARM-Based General-Purpose Microcontroller |
| ML67Q5003ALA | 制造商:ROHM Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。