- 您现在的位置：买卖IC网 > PDF目录98027 > MPC5123VY300BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF资料下载
参数资料
| 型号： | MPC5123VY300BR |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封装： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件页数： | 73/86页 |
| 文件大小： | 719K |
| 代理商： | MPC5123VY300BR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页当前第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
System Design Information
MPC5121E/MPC5123 Data Sheet, Rev. 3
Freescale Semiconductor
75
3.3.24
VIU
The Video Input Unit (VIU) is an interface which accepts the ITU656 format compatible video stream.
Figure 56. VIU Interface Timing Diagram
4
System Design Information
4.1
Power Up/Down Sequencing
Power sequencing between the 1.4 V power supply VDD_CORE and the remaing supplies is required to prevent excessive
current during power up phase.
The recommended power sequence is as follows:
Use 12V/millisecond or slower time for all supplies.
Power up VDD_IO, PLL_AVDD, VBAT_RTC (if not applied permanently), VDD_MEM_IO, AVDD_FUSERD, USB
PHY & SATA PHY supplies first in any order and then power up VDD_CORE. If required AVDD_FUSEWR should
be powered up afterwards.
All the supplies must reach the specified operating conditions before the PORESET can be released.
For power down, drop AVDD_FUSEWR to 0V first, drop VDD_CORE to 0V, and then drop all other supplies.
VDD_CORE should not exceed VDD_IO, VDD_MEM_IO, VBAT_RTC or PLL_AVDDs by more than 0.4 V at any
time, including power-up.
4.2
System and CPU Core AVDD Power Supply Filtering
Each of the independent PLL power supplies require filtering external to the device. The following drawing Figure 57 is a
recommendation for the required filter circuit.
Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize noise coupled from
nearby circuits.
All traces should be as low impedance as possible, especially ground pins to the ground plane.
Table 51. VIU Interface Timing Parameters
Parameter
Description
Min
Typ
Max
Unit
SpecID
fPIX_CK
VIU Pixel Clock Frequency
-
83
MHz
A24.1
tDSU
VIU Data Setup Time
2.5
-
ns
A24.2
tDHD
VIU Data Hold Time
2.5
-
ns
A24.3
fPIX_CLK
tDHD
tDSU
VIU_PIX_CLK
VIU_DATA[9:0]
相关PDF资料 |
PDF描述 |
|---|---|
| SPC5121YVY400BR | RISC PROCESSOR, PBGA516 |
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5123VY400B | 功能描述:微处理器 - MPU TELEMATICS PROCESSOR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC5123VY400BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| MPC5123YVY300B | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| MPC5123YVY300BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| MPC5123YVY400B | 功能描述:微处理器 - MPU TELEMATICS PROCESSOR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。