参数资料
型号: MPC5604PEF0MLL4
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT LQFP-100
文件页数: 89/99页
文件大小: 1130K
代理商: MPC5604PEF0MLL4
MPC5604P Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
9
array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory.
The module contains four 128-bit wide prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory
array accesses are registered and are forwarded to the system bus on the following cycle, incurring two wait-states.
The flash memory module provides the following features:
As much as 576 KB flash memory
— 8 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 3×128 KB) code flash
— 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
— Full Read While Write (RWW) capability between code and data flash
Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to
prefetch code or data or both)
Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
Hardware and software configurable read and write access protections on a per-master basis
Configurable access timing allowing use in a wide range of system frequencies
Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for
emulation of other memory types.
Software programmable block program/erase restriction control
Erase of selected block(s)
Read page sizes
— Code flash memory: 128 bits (4 words)
— Data flash memory: 32 bits (1 word)
ECC with single-bit correction, double-bit detection for data integrity
— Code flash memory: 64-bit ECC
— Data flash memory: 32-bit ECC
Embedded hardware program and erase algorithm
Erase suspend, program suspend and erase-suspended program
Censorship protection scheme to prevent flash memory content visibility
Hardware support for EEPROM emulation
1.5.5
Static random access memory (SRAM)
The MPC5604P SRAM module provides up to 40 KB of general-purpose memory.
ECC handling is done on a 32-bit boundary and is completely software compatible with MPC55xx family devices with an
e200z6 core and 64-bit wide ECC.
The SRAM module provides the following features:
Supports read/write accesses mapped to the SRAM from any master
Up to 40 KB general purpose SRAM
Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait state for 8- and 16-bit writes if back to back
with a read to same memory block
1.5.6
Interrupt controller (INTC)
The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically
scheduled hard real-time systems. The INTC handles 147 selectable-priority interrupt sources.
相关PDF资料
PDF描述
MPC5604PGF0MLL6 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP100
MPC5604PEF0MLL4R 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP100
MPC5604PEF0MLQ6 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP144
MPC5604PEF0MLQ4 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
MPC5604PEF0VLQ4R 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144
相关代理商/技术参数
参数描述
MPC5604PEF0MLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEF0MLQ7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEF0VLL7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEF0VLQ7R 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)
MPC5604PEFMLL 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:microcontroller units (MCUs)