- 您现在的位置：买卖IC网 > PDF目录45353 > MPC7410RX400LE (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF资料下载
参数资料
| 型号： | MPC7410RX400LE |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封装： | 25 X 25 MM, 3.20 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件页数： | 35/56页 |
| 文件大小： | 864K |
| 代理商： | MPC7410RX400LE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
40
Freescale Semiconductor
System Design Information
the MPC7410 or by other receivers in the system. These signals can be pulled up through weak (10-k
Ω) pull-up
resistors by the system, address bus driven mode can be enabled (see the MPC7410 RISC Microprocessor Family
Users’ Manual for more information on this mode), or these signals may be otherwise driven by the system during
inactive periods of the bus to avoid this additional power draw. The snooped address and transfer attribute inputs
are: A[0:31], AP[0:3], TT[0:4], CI, WT, and GBL.
In systems where GBL is not connected and other devices may be asserting TS for a snoopable transaction while not
driving GBL to the processor, we recommend that a strong (1 k
Ω) pull-up resistor be used on GBL. Note that the
MPC7410 will only snoop transactions when GBL is asserted.
The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not
require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups, or that
those signals be otherwise driven by the system during inactive periods by the system. The data bus signals are:
DH[0:31], DL[0:31], and DP[0:7].
If address or data parity is not used by the system, and the respective parity checking is disabled through HID0, the
input receivers for those pins are disabled, and those pins do not require pull-up resistors and should be left
unconnected by the system. If parity checking is disabled through HID0, and parity generation is not required by the
MPC7410 (note that the MPC7410 always generates parity), then all parity pins may be left unconnected by the
system.
The L2 interface does not normally require pull-up resistors.
8.7 JTAG Configuration Signals
Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE
1149.1 specification, but is provided on all processors that implement the PowerPC architecture. While it is possible
to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset
performance will be obtained if the TRST signal is asserted during power-on reset. Because the JTAG interface is
also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not
practical.
The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware
and debugging software) to access and control the internal operations of the processor. The COP interface connects
primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port
requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target
system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or
push-button switches, then the COP reset signals must be merged into these signals with logic.
The arrangement shown in Figure 25 allows the COP port to independently assert HRESET or TRST, while ensuring
that the target can drive HRESET as well. If the JTAG interface and COP header will not be used, TRST should be
tied to HRESET through a 0-
Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is
asserted, ensuring that the JTAG scan chain is initialized during power-on. While Freescale recommends that the
COP header be designed into the system as shown in Figure 25, if this is not possible, the isolation resistor will allow
future access to TRST in the case where a JTAG interface may need to be wired onto the system in debug situations.
The COP header shown in Figure 25 adds many benefits—breakpoints, watchpoints, register and memory
examination/modification, and other standard debugger features are possible through this interface—and can be as
inexpensive as an unpopulated footprint for a header to be added when needed.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC745BPX400LE | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA255 |
| MPC745BPX350LE | 32-BIT, 350 MHz, RISC PROCESSOR, PBGA255 |
| MPC755BRX400LE | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| MPC750PRX366LE | 32-BIT, 366 MHz, RISC PROCESSOR, CBGA360 |
| MPC750PRX400LE | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC7410RX400NE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum |
| MPC7410RX450NE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC7410 RISC Microprocessor Hardware Specifications Addendum |
| MPC7410RX500LE | 功能描述:IC MPU 32BIT 500MHZ PPC 360-CBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:MPC74xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MPC7410THX400LE | 功能描述:微处理器 - MPU NT HITCE RV1.4 1.8V -40C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC7410THX400NE | 制造商:Freescale Semiconductor 功能描述:MPU MPC74XX RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360FCCBG - Bulk |
发布紧急采购，3分钟左右您将得到回复。