参数资料
型号: MPC755CVT350
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 350 MHz, RISC PROCESSOR, PBGA360
封装: 25 X 25 MM, 2.77MM HEIGHT, 1.27 MM PITCH, LEAD FREE, PLASTIC, BGA-360
文件页数: 32/56页
文件大小: 1521K
代理商: MPC755CVT350
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
38
Freescale Semiconductor
System Design Information
8.2
PLL Power Supply Filtering
The AVDD and L2AVDD power signals are provided on the MPC755 to provide power to the clock
generation PLL and L2 cache DLL, respectively. To ensure stability of the internal clock, the power
supplied to the AVDD input signal should be filtered of any noise in the 500 kHz to 10 MHz resonant
frequency range of the PLL. A circuit similar to the one shown in Figure 21 using surface mount capacitors
with minimum Effective Series Inductance (ESL) is recommended. Consistent with the recommendations
of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic (Prentice Hall, 1993),
multiple small capacitors of equal value are recommended over a single large value capacitor.
The circuit should be placed as close as possible to the AVDD pin to minimize noise coupled from nearby
circuits. An identical but separate circuit should be placed as close as possible to the L2AVDD pin. It is
often possible to route directly from the capacitors to the AVDD pin, which is on the periphery of the 360
BGA footprint, without the inductance of vias. The L2AVDD pin may be more difficult to route, but is
proportionately less critical.
Figure 21 shows the PLL power supply filter circuit.
Figure 21. PLL Power Supply Filter Circuit
8.3
Decoupling Recommendations
Due to the MPC755 dynamic power management feature, large address and data buses, and high operating
frequencies, the MPC755 can generate transient power surges and high frequency noise in its power
supply, especially while driving large capacitive loads. This noise must be prevented from reaching other
components in the MPC755 system, and the MPC755 itself requires a clean, tightly regulated source of
power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at
each VDD, OVDD, and L2OVDD pin of the MPC755. It is also recommended that these decoupling
capacitors receive their power from separate VDD, (L2)OVDD, and GND power planes in the PCB,
utilizing short traces to minimize inductance.
375
250
188
150
125
400
266
200
160
133
Note: The core and L2 frequencies are for reference only. Some examples may
represent core or L2 frequencies which are not useful, not supported, or not
tested for by the MPC755; see Section 4.2.3, “L2 Clock AC Specifications,” for
valid L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK
frequencies less than 110 MHz.
Table 17. Sample Core-to-L2 Frequencies (continued)
Core Frequency (MHz)
÷1
÷1.5
÷2
÷2.5
÷3
VDD
AVDD (or L2AVDD)
10
Ω
2.2 F
GND
Low ESL Surface Mount Capacitors
相关PDF资料
PDF描述
MPC8255ZUIGAXXX 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480
MPC8260CZUIGAXXX 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480
MPC859PVR133A 32-BIT, 133 MHz, RISC PROCESSOR, PBGA357
MPC859PZP100A 32-BIT, 100 MHz, RISC PROCESSOR, PBGA357
MC68HC908EY16KFAE 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
相关代理商/技术参数
参数描述
MPC755CVT350LE 功能描述:微处理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT400LE 功能描述:微处理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC76 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors
MPC76-0.05HK 制造商:FUKUSHIMA 功能描述:
MPC76-103J 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors