参数资料
型号: MPC755CVT350
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 350 MHz, RISC PROCESSOR, PBGA360
封装: 25 X 25 MM, 2.77MM HEIGHT, 1.27 MM PITCH, LEAD FREE, PLASTIC, BGA-360
文件页数: 7/56页
文件大小: 1521K
代理商: MPC755CVT350
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
15
Electrical and Thermal Characteristics
Table 10. Processor Bus AC Timing Specifications 1
At recommended operating conditions (see Table 3)
Parameter
Symbol
All Speed Grades
Unit
Notes
Min
Max
Setup times: All inputs
tIVKH
2.5
ns
Input hold times: TLBISYNC, MCP, SMI
tIXKH
0.6
ns
6
Input hold times: All inputs, except TLBISYNC, MCP, SMI
tIXKH
0.2
ns
6
Valid times: All outputs
tKHOV
—4.1
ns
Output hold times: All outputs
tKHOX
1.0
ns
SYSCLK to output enable
tKHOE
0.5
ns
2
SYSCLK to output high impedance (all except ABB, ARTRY, DBB)tKHOZ
—6.0
ns
2
SYSCLK to ABB, DBB high impedance after precharge
tKHABPZ
—1.0
tsysclk
2, 3, 4
Maximum delay to ARTRY precharge
tKHARP
—1
tsysclk
2, 3, 5
SYSCLK to ARTRY high impedance after precharge
tKHARPZ
—2
tsysclk
2, 3, 5
Notes:
1. Revisions prior to Rev. 2.8 (Rev. E) were limited in performance and did not conform to this specification. For more
2. Guaranteed by design and characterization.
3. tsysclk is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. Per the 60x bus protocol, TS, ABB, and DBB are driven only by the currently active bus master. They are asserted low, then
precharged high before returning to high-Z as shown in Figure 6. The nominal precharge width for TS, ABB, or DBB is
0.5
× t
sysclk, that is, less than the minimum tsysclk period, to ensure that another master asserting TS, ABB, or DBB on the
following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted.
Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
5. Per the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following AACK.
Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting it low in the first
clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle after the assertion
of AACK. The nominal precharge width for ARTRY is 1.0 tsysclk; that is, it should be high-Z as shown in Figure 6 before the
first opportunity for another master to assert ARTRY. Output valid and output hold timing is tested for the signal asserted.
Output valid time is tested for precharge. The high-Z and precharge behavior is guaranteed by design.
6. MCP and SRESET must be held asserted for a minimum of two bus clock cycles; INT and SMI should be held asserted until
the exception is taken; CKSTP_IN must be held asserted until the system has been reset. See the MPC750 RISC
Microprocessor Family User’s Manual for more information.
相关PDF资料
PDF描述
MPC8255ZUIGAXXX 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480
MPC8260CZUIGAXXX 32-BIT, 200 MHz, RISC PROCESSOR, PBGA480
MPC859PVR133A 32-BIT, 133 MHz, RISC PROCESSOR, PBGA357
MPC859PZP100A 32-BIT, 100 MHz, RISC PROCESSOR, PBGA357
MC68HC908EY16KFAE 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP32
相关代理商/技术参数
参数描述
MPC755CVT350LE 功能描述:微处理器 - MPU GF RV2.8,4A,105C,6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC755CVT400LE 功能描述:微处理器 - MPU GF RV2.84A105C RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC76 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors
MPC76-0.05HK 制造商:FUKUSHIMA 功能描述:
MPC76-103J 制造商:未知厂家 制造商全称:未知厂家 功能描述:Metal Plate Cement Resistors