- 您现在的位置：买卖IC网 > PDF目录4105 > MPC8271CVRTIEA (Freescale Semiconductor)IC MPU POWERQUICC II 516-PBGA PDF资料下载
参数资料
| 型号： | MPC8271CVRTIEA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 16/61页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 516-PBGA |
| 标准包装： | 40 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 电压： | 1.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 516-BBGA |
| 供应商设备封装： | 516-FPBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
23
AC Electrical Characteristics
NOTE: Conditions
The following conditions must be met in order to operate the MPC8272
family devices with 133 MHz bus: single PowerQUICC II Bus mode must
be used (no external master, BCR[EBM] = 0); data bus must be in Pipeline
mode (BRx[DR] = 1); internal arbiter and memory controller must be used.
For expected load of above 40 pF, it is recommended that data and address
buses be configured to low (25
Ω) impedance (SIUMCR[HLBE0] = 1,
SIUMCR[HLBE1] = 1).
This table lists SIU output characteristics.
Table 12. AC Characteristics for SIU Inputs1
1 Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are
measured at the pin.
Spec Number
Characteristic
Value (ns)
Setup
Hold
Setup
Hold
66
MHz
83
MHz
100
MHz
133
MHz
66
MHz
83
MHz
100
MHz
133
MHz
sp11
sp10 AACK/TA/TS/DBG/BG/BR/ARTRY/TEA
6
5
3.5
N/A
0.5
N/A
sp12
sp10 Data bus in normal mode
5
4
3.5
N/A
0.5
N/A
sp13
sp10 Data bus in pipeline mode (without ECC and
PARITY)
N/A
4
2.5
1.5
N/A
0.5
sp15
sp10 All other pins
5
4
3.5
N/A
0.5
N/A
Table 13. AC Characteristics for SIU Outputs1
1 Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin.
Spec Number
Characteristic
Value (ns)
Max
Min
Maximum Delay
Minimum Delay
66
MHz
83
MHz
100
MHz
133
MHz
66
MHz
83
MHz
100
MHz
133
MHz
sp31
sp30
PSDVAL/TEA/TA
7
6
5.5
N/A
1
N/A
sp32
sp30
ADD/ADD_atr./BADDR/CI/GBL/WT
8
6.5
5.5
4.52
2 Value is for ADD only; other sp32/sp30 signals are not applicable.
11
1
1 2
sp33
sp30
Data bus3
3 To achieve 1 ns of hold time at 66.67/83.33/100 MHZ, a minimum loading of 20 pF is required.
6.5
5.5
4.5
0.8
1
sp34
sp30
Memory controller signals/ALE
6
5.5
4.5
1
sp35
sp30
All other signals
6
5.5
N/A
1
N/A
相关PDF资料 |
PDF描述 |
|---|---|
| GSC60DTEN | CONN EDGECARD 120POS .100 EYELET |
| GSC60DTEH | CONN EDGECARD 120POS .100 EYELET |
| AMC40DRAN | CONN EDGECARD 80POS .100 R/A DIP |
| AMC40DRAH | CONN EDGECARD 80POS .100 R/A DIP |
| ACC65DRYS-S93 | CONN EDGECARD 130PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8271CZQ | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8271CZQB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8271CZQE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8271CZQI | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8271CZQM | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。