- 您现在的位置：买卖IC网 > PDF目录4077 > MPC8315ECVRADDA (Freescale Semiconductor)MPU POWERQUICC II PRO 620-PBGA PDF资料下载
参数资料
| 型号： | MPC8315ECVRADDA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 67/106页 |
| 文件大小： | 0K |
| 描述： | MPU POWERQUICC II PRO 620-PBGA |
| 标准包装： | 36 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 266MHz |
| 电压： | 1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 620-BBGA 裸露焊盘 |
| 供应商设备封装： | 620-PBGA（29x29） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
63
PCI Express
Maximum time to
transition to a valid
electrical idle after
sending an electrical idle
ordered set
TTX-IDLE-SET-TO-IDLE After sending an Electrical Idle ordered
set, the Transmitter must meet all
Electrical Idle Specifications within this
time. This is considered a debounce time
for the Transmitter to meet Electrical Idle
after transitioning from L0.
——
20
UI
—
Maximum time to
transition to valid TX
specifications after leaving
an electrical idle condition
TTX-IDLE-TO-DIFF-DATA Maximum time to meet all TX
specifications when transitioning from
Electrical Idle to sending differential data.
This is considered a debounce time for the
TX to meet all TX specifications after
leaving Electrical Idle
——
20
UI
—
Differential return loss
RLTX-DIFF
Measured over 50 MHz to 1.25 GHz.
12
—
dB
4
Common mode return
loss
RLTX-CM
Measured over 50 MHz to 1.25 GHz.
6
—
dB
4
DC differential TX
impedance
ZTX-DIFF-DC
TX DC Differential mode Low Impedance
80
100
120
—
Transmitter DC
impedance
ZTX-DC
Required TX D+ as well as D- DC
Impedance during all states
40
—
—
Lane-to-Lane output skew
LTX-SKEW
Static skew between any two Transmitter
Lanes within a single Link
—
500 + 2
UI
ps
—
AC coupling capacitor
CTX
All Transmitters shall be AC coupled. The
AC coupling is required either within the
media or within the transmitting
component itself.
75
—
200
nF
8
Crosslink random timeout
Tcrosslink
This random timeout helps resolve
conflicts in crosslink configuration by
eventually resulting in only one
Downstream and one Upstream Port.
0—
1
ms
7
Note:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 52 and measured over any 250
consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 50.)
3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the transmitter
collected over any 250 consecutive TX UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total TX jitter budget
collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes
the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss
greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid
input levels. The reference impedance for return loss measurements is 50
to ground for both the D+ and D– line (that is, as measured
by a vector network analyzer with 50-
probes, see Figure 52). Note that the series capacitors, C
TX, is optional for the return loss
measurement.
5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 52 for both VTX-D+ and VTX-D-.
6. See Section 4.3.1.8 of the PCI Express Base Specifications, Rev 1.0a.
7. See Section 4.2.6.3 of the PCI Express Base Specifications, Rev 1.0a.
8. MPC8315E SerDes transmitter does not have CTX built-in. An external AC Coupling capacitor is required
Table 54. Differential Transmitter (TX) Output Specifications (continued)
Parameter
Symbol
Comments
Min
Typical
Max
Unit
Note
相关PDF资料 |
PDF描述 |
|---|---|
| AMM43DRMT-S288 | CONN EDGECARD 86POS .156 EXTEND |
| MPC8314EVRAGDA | MPU POWERQUICC II PRO 620-PBGA |
| AMC60DRTN-S734 | CONN EDGECARD 120PS DIP .100 SLD |
| MPC8323CVRAFDC | IC MPU PWRQUICC II 516-PBGA |
| AMC60DRTH-S734 | CONN EDGECARD 120PS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8315ECVRAFDA | 功能描述:微处理器 - MPU ENCRYPT RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8315ECVRAGDA | 功能描述:微处理器 - MPU ENCRYPT RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8315E-RDB | 功能描述:处理器 - 专门应用 PROCESSOR BD RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432 |
| MPC8315E-RDBA | 功能描述:开发板和工具包 - 其他处理器 PROCESSOR BD RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MPC8315E-RDBA | 制造商:Freescale Semiconductor 功能描述:MPC8315E-RDB Reference Platform |
发布紧急采购，3分钟左右您将得到回复。