收藏本站
参数资料
型号： MPC8377EVRANG
厂商： Freescale Semiconductor
文件页数： 107/127页
文件大小： 0K
描述： MPU POWERQUICC II PRO 689-PBGA
标准包装： 27
系列： MPC83xx
处理器类型： 32-位 MPC83xx PowerQUICC II Pro
速度： 800MHz
电压： 1.05V
安装类型： 表面贴装
封装/外壳： 689-BBGA 裸露焊盘
供应商设备封装： 689-TEPBGA II（31x31）
包装： 托盘
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
80
Freescale Semiconductor
Figure 51. Differential Voltage Definitions for Transmitter or Receiver
To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic)
transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing
that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD
or TD) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since
the differential signaling environment is fully symmetrical, the transmitter output’s differential swing
(VOD) has the same amplitude as each signal’s single-ended swing. The differential output signal ranges
between 500 mV and –500 mV, in other words, VOD is 500 mV in one phase and –500 mV in the other
phase. The peak differential voltage (VDIFFp) is 500 mV. The peak-to-peak differential voltage (VDIFFp-p)
is 1000 mVp-p.
21.2
SerDes Reference Clocks
The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by
the corresponding SerDes lanes. The SerDes reference clocks inputs are SD1_REF_CLK and
SD1_REF_CLK for both lanes of SerDes1, and SD2_REF_CLK and SD2_REF_CLK for both lanes of
SerDes2.
The following sections describe the SerDes reference clock requirements and some application
information.
21.2.1
SerDes Reference Clock Receiver Characteristics
Figure 52 shows a receiver reference diagram of the SerDes reference clocks.
SerDes Reference Clock Receiver Reference Circuit Structure
—The SDn_REF_CLK and SDn_REF_CLK are internally AC-coupled differential inputs as
shown in Figure 52. Each differential clock input (SDn_REF_CLK or SDn_REF_CLK) has a
50
Ω termination to SGND_SRDSn (xcorevss) followed by on-chip AC-coupling.
— The external reference clock driver must be able to drive this termination.
Differential Swing, VID or VOD = A – B
A Volts
B Volts
SD
n_TX or
SD
n_RX
SD
n_TX or
SD
n_RX
Differential Peak Voltage, VDIFFp = |A – B|
Differential Peak-Peak Voltage, VDIFFpp = 2
× VDIFFp (not shown)
Vcm = (A + B)/2
相关PDF资料
PDF描述
MPC8378CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8378VRAJF MPU POWERQUICC II PRO 689-PBGA
MPC8379CVRANGA MPU POWERQUICC II 800MHZ 689PBGA
MPC8379VRANG MPU POWERQUICC II PRO 689-PBGA
MPC8533EVTARJ MPU POWERQUICC 783-PBGA
相关代理商/技术参数
参数描述
MPC8377EVRANGA 功能描述:微处理器 - MPU 8377 PBGA ST PbFr W/ENC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8377EWLANA 功能描述:开发板和工具包 - 其他处理器 MPC8377EWLANA, KIT RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MPC8377EWLANB 功能描述:WiFi/802.11模块 KIT RoHS:否 制造商:Taiyo Yuden 支持协议:802.11 b/g/n 频带: 数据速率:150 Mbps 接口类型:SDIO 传输功率（最大）: 天线连接器类型: 工作电源电压:3.4 V to 5.5 V 传输供电电流: 接收供电电流: 最大工作温度:+ 80 C 尺寸:35 mm x 15 mm x 2.9 mm
MPC8377EZQAFDA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377EZQAFFA 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*