参数资料
型号: MPC866T
厂商: 飞思卡尔半导体(中国)有限公司
英文描述: Hardware Specifications
中文描述: 硬件规格
文件页数: 16/92页
文件大小: 1274K
代理商: MPC866T
MOTOROLA
MPC866/859 Hardware Specications
23
Bus Signal Timing
B37
UPWAIT valid to CLKOUT falling
edge 8 (MIN = 0.00 x B1 + 6.00)
6.00
6.00
6.00
6.00
ns
B38
CLKOUT falling edge to UPWAIT
valid8 (MIN = 0.00 x B1 + 1.00)
1.00
1.00
1.00
1.00
ns
B39
AS valid to CLKOUT rising edge 9 (MIN
= 0.00 x B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B40
A(0:31), TSIZ(0:1), RD/WR, BURST,
valid to CLKOUT rising edge (MIN =
0.00 x B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B41
TS valid to CLKOUT rising edge (setup
time) (MIN = 0.00 x B1 + 7.00)
7.00
7.00
7.00
7.00
ns
B42
CLKOUT rising edge to TS valid (hold
time) (MIN = 0.00 x B1 + 2.00)
2.00
2.00
2.00
2.00
ns
B43
AS negation to memory controller
signals negation (MAX = TBD)
TBD
TBD
TBD
TBD
ns
1 For part speeds above 50 MHz, use 9.80 ns for B11a.
2 The timing required for BR input is relevant when the MPC866/859 is selected to work with the internal bus arbiter.
The timing for BG input is relevant when the MPC866/859 is selected to work with the external bus arbiter.
3 For part speeds above 50 MHz, use 2 ns for B17.
4 The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of CLKOUT, in which the TA input signal
is asserted.
5 For part speeds above 50 MHz, use 2 ns for B19.
6 The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for
read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats, where
DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
7 The timing B30 refers to CS when ACS = 00 and to WE(0:3) when CSNT = 0.
8 The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally.The timings specied in B37
and B38 are specied to enable the freeze of the UPM output signals as described in Figure 20.
9 The AS signal is considered asynchronous to CLKOUT. The timing B39 is specied in order to allow the behavior
specied in Figure 23.
Table 9. Bus Operation Timings (continued)
Num
Characteristic
33 MHz
40 MHz
50 MHz
66 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MPC870 Hardware Specifications
MPC870ZT66 Hardware Specifications
MPC870ZT80 Hardware Specifications
MPC875 Hardware Specifications
MPC875EC Hardware Specifications
相关代理商/技术参数
参数描述
MPC866TCVR100A 功能描述:微处理器 - MPU PQ I HIP6W NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC866TCZP100A 功能描述:微处理器 - MPU POWER QUICC I HIP6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC866TVR100A 功能描述:微处理器 - MPU PQ I HIP6W NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC866TVR133A 功能描述:微处理器 - MPU PQ I HIP6W NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC866TZP100A 功能描述:微处理器 - MPU POWER QUICC I HIP6W RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324