- 您现在的位置：买卖IC网 > PDF目录80465 > MPC92439FAR2 (FREESCALE SEMICONDUCTOR INC) 900 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF资料下载
参数资料
| 型号： | MPC92439FAR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 900 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封装： | LQFP-32 |
| 文件页数： | 10/16页 |
| 文件大小： | 288K |
| 代理商： | MPC92439FAR2 |
Advanced Clock Drivers Devices
Freescale Semiconductor
3
MPC92439
Table 1. Pin Configurations
Pin
I/O
Default
Type
Function
XTAL_IN, XTAL_OUT
6
Analog
Crystal oscillator interface
FREF_EXT
Input
0
LVCMOS Alternative PLL reference input
FOUT, FOUT
Output
LVPECL Differential clock output
TEST
Output
LVCMOS Test and device diagnosis output
XTAL_SEL
Input
1
LVCMOS PLL reference select input
PWR_DOWN
Input
0
LVCMOS Configuration input for power down mode. Assertion (deassertion) of power down will
decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS Serial configuration control input. This inputs controls the loading of the configuration
latches with the contents of the shift register. The latches will be transparent when this
signal is high, thus the data must be stable on the high-to-low transition.
P_LOAD
Input
1
LVCMOS Parallel configuration control input. this input controls the loading of the configuration
latches with the content of the parallel inputs (M and N). The latches will be
transparent when this signal is low, thus the parallel data must be stable on the low-
to-high transition of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS Serial configuration data input.
S_CLOCK
Input
0
LVCMOS Serial configuration clock input.
M[0:6]
Input
1
LVCMOS Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD.
OE
Input
1
LVCMOS Output enable (active high)
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the FOUT output. OE = L low stops FOUT in the logic low state (FOUT = L,
FOUT = H).
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the positive
power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
NC
Do not connect
Table 2. Output Frequency Range and PLL Post-Divider N
PWR_DOWN
N
VCO Output Frequency Division
FOUT Frequency Range
1
0
0
2
200 - 450 MHz
0
1
4
100 -225 MHz
0
1
0
8
50-112.5 MHz
0
1
400-900 MHz
1
0
32
12.5-28.125 MHz
1
0
1
64
6.25-14.0625 MHz
1
0
128
3.125-7.03125 MHz
1
16
25-56.25 MHz
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9855VMR2 | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA100 |
| MPC8548ECVUAUJA | 32-BIT, 1333 MHz, MICROPROCESSOR, CBGA783 |
| MC68HC805P18CP | 8-BIT, EEPROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC9S08RE16CFDE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, QCC48 |
| MC9S08RE16CFD | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, QCC48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC92439KLF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:900MHz, Low Voltage, LVPECL Clock Syntheesizer |
| MPC92469 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:400 MHz Low Voltage PECL Clock Synthesizer w/Spread Spectrum |
| MPC92469AC | 功能描述:时钟合成器/抖动清除器 LVPECL Clock Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92469ACR2 | 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC9259 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
发布紧急采购，3分钟左右您将得到回复。