- 您现在的位置：买卖IC网 > PDF目录98027 > MPC92474FA (FREESCALE SEMICONDUCTOR INC) 700 MHz, OTHER CLOCK GENERATOR, PQFP48 PDF资料下载
参数资料
| 型号： | MPC92474FA |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PQFP48 |
| 封装： | LQFP-48 |
| 文件页数： | 11/12页 |
| 文件大小： | 172K |
| 代理商： | MPC92474FA |
Advanced Clock Drivers Devices
8
Freescale Semiconductor
MPC92474
PREL
IM
IN
AR
Y
S_LOAD pin after the shift register is fully loaded will transfer
the divide values into the counters. The HIGH-to-LOW
transition on the S_LOAD input will latch the new divide
values into the counters. Figure 3 illustrates the timing
diagram for both a parallel and a serial load of the MPC92474
synthesizer. M[8:0], NA[2:0] and NB[2:0] are normally
specified once at power-up through the parallel interface, and
then possibly again through the serial interface. This
approach allows the application to come up at one frequency
and then change or fine-tune the clock as the ability to control
the serial interface becomes available.
Using the Test and Diagnosis Output TEST
The TEST output provides visibility for one of the several
internal nodes as determined by the T[1:0] bits in the serial
configuration stream. It is not configurable through the
parallel interface. Although it is possible to select the node
that represents FOUT, the CMOS output is not able to toggle
fast enough for higher output frequencies and should only be
used for test and diagnosis. The T1 and T0 control bits are
preset to ‘00' when P_LOAD is LOW so that the PECL FOUT
outputs are as jitter-free as possible. Any active signal on the
TEST output pin will have detrimental affects on the jitter of
the PECL output pair. In normal operations, jitter
specifications are only guaranteed if the TEST output is
static. The serial configuration port can be used to select one
of the alternate functions for this pin. Most of the signals
available on the TEST output pin are useful only for
performance verification of the MPC92474 itself.
Figure 3. Serial Interface Timing Diagram
Table 8. Test and Debug Configuration for TEST
T[1:0]
TEST Output
T1
T0
0
Logic 0
0
1
S Data Shift Register Output
1
0
M Counter out
1
LVCMOS FOUTA0
S_CLOCK
S_DATA
S_LOAD
M[8:0]
N[1:0]
P_LOAD
NB11 NB0 NA2 NA1 NA0 M8
M7
M6
M5
M4
M3
M2 M1
M0
M, N
First
Bit
Last
Bit
T0
T1
NB2
SS1
SS2
SS0
SS3
相关PDF资料 |
PDF描述 |
|---|---|
| MPC972FA | 125 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| MPC9772FA | 230 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPC9865VM | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPC9865VF | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9259 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259FA | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC926508SD | 功能描述:IC NETWORKING CLK SOURCE 20-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC930 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。