- 您现在的位置：买卖IC网 > PDF目录98027 > MPC92474FA (FREESCALE SEMICONDUCTOR INC) 700 MHz, OTHER CLOCK GENERATOR, PQFP48 PDF资料下载
参数资料
| 型号： | MPC92474FA |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PQFP48 |
| 封装： | LQFP-48 |
| 文件页数： | 6/12页 |
| 文件大小： | 172K |
| 代理商： | MPC92474FA |
Advanced Clock Drivers Devices
Freescale Semiconductor
3
MPC92474
PREL
IM
IN
AR
Y
Figure 2. MPC92474 48-Lead Package Pinout
(Top View)
Table 1. Pin Configurations
Pin
I/O
Default(1)
Type
Function
XTAL_IN0
XTAL_OUT0
XTAL_IN1
XTAL_OUT1
Analog
Crystal oscillators interface. See applications section for recommended crystal
specifications.
CLK,
CLK
Input
0
M
LVPECL
LVPECL clock input.
TEST_CLK
Input
0
LVCMOS
LVCMOS clock input.
FOUTA0, FOUTA0
FOUTB0, FOUTB0
Output
LVPECL
Differential clock outputs.
SEL0
SEL1
Input
0
LVCMOS
Reference input source select.
REF_CLK
Output
Reference clock output.
TEST
Output
LVCMOS
Test and device diagnosis output.
S_LOAD
Input
0
LVCMOS
Serial configuration control input.
This input controls the loading of the configuration latches with the contents of the
shift register. The latches will be transparent when this signal is high, thus the data
must be stable on the high-to-low transition.
P_LOAD
Input
0
LVCMOS
Parallel configuration control input.
This input controls the loading of the configuration latches with the content of the
parallel inputs (M and N). The latches will be transparent when this signal is low,
thus the parallel data must be stable on the low-to-high transition of P_LOAD.
P_LOAD is state sensitive.
1. A 0 represents an internal pulldown. A 1 represents an internal pullup. A M represents pulldown and pullup Vcc/2 biasing.
It is recommended to use an external
RC filter for the analog VCC_PLL supply
pin. Please see the application section
for details.
36 35 34
33 32
31
30
29
28
27 26
25
24
23
22
21
20
19
18
17
16
15
14
13
1 2
3
4
5
6
7
8
9
10
11
12
37
38
39
40
41
42
43
44
45
46
47
48
MPC92474
GND
P_DIV
VCCO_REF
REF_CLK
VCCOB
FOUTB0
VCCOA
FOUTA0
VCC
TEST
CLK
P_LOAD
VCO_SEL
M0
M1
M2
M3
M4
M5
M6
M7
XT
A
L_
O
U
T
1
XT
A
L_
IN1
XT
A
L_
O
U
T
0
XT
A
L_
IN0
TE
S
T
_C
LK
SE
L1
SE
L0
VC
C
_P
LL
S
_LO
AD
S_
D
A
TA
S_
C
LO
C
K
MR
M8
NB0
NB
1
NB2
OE
_R
E
F
OE
_A
OE
_B
VC
C
NA
0
NA
1
NA2
GN
D
相关PDF资料 |
PDF描述 |
|---|---|
| MPC972FA | 125 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| MPC9772FA | 230 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPC9865VM | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPC9865VF | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9259 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259FA | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC926508SD | 功能描述:IC NETWORKING CLK SOURCE 20-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC930 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。