收藏本站
参数资料
型号： MPC9600FA
厂商： MOTOROLA INC
元件分类： 时钟及定时
英文描述： PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
封装： PLASTIC, LQFP-48
文件页数： 10/12页
文件大小： 180K
代理商： MPC9600FA
MPC9600
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
180
APPLICATIONS INFORMATION
Programming the MPC9600
The MPC9600 clock driver outputs can be configured into
several divider modes. Additionally the external feedback of
the device allows for flexibility in establishing various input to
output frequency relationships. The selectable feedback divid-
er of the three output groups allows the user to configure the
device for 1:2, 1:3, 1:4 and 1:6 input:output frequency ratios.
The use of even dividers ensure that the output duty cycle is
always 50%. Table 6 illustrates the various output configura-
tions, the table describes the outputs using the input clock fre-
quency CLK as a reference.
The feedback divider division settings establish the output
relationship, in addition, it must be ensured that the VCO will
be stable given the frequency of the outputs desired. The feed-
back frequency should be used to situate the VCO into a fre-
quency range in which the PLL will be stable. The design of the
PLL supports output frequencies from 50 MHz to 200 MHz
while the VCO frequency range is specified from 200 MHz to
400 MHz and should not be exceeded for stable operation.
Table 6: Output Frequency Relationshipa for QFB connected to FB_IN
Configuration Inputs
Input
Frequency
Output Frequency Ratio and Range
FSEL_FB
FSELA
FSELB
FSELC
Frequency
Range CLK
[MHz]
Ratio, QAx [MHz]
Ratio, QBx [MHz]
Ratio, QCx [MHz]
0
4
SCLK (100–200)
4
SCLK (100–200)
4
SCLK (100–200)
0
1
4
SCLK (100–200)
4
SCLK (100–200)
2
SCLK (50.0–100)
0
1
0
4
SCLK (100–200)
2
SCLK (50.0–100)
4
SCLK (100–200)
0
1
25.0–50.0
4
SCLK (100–200)
2
SCLK (50.0–100) 2SCLK (50.0–100)
0
1
0
25.050.0
2
SCLK (50.0–100)
4
SCLK (100–200)
4
SCLK (100–200)
0
1
0
1
2
SCLK (50.0–100)
4
SCLK (100–200)
2
SCLK (50.0–100)
0
1
0
2
SCLK (50.0–100) 2SCLK (50.0–100)
4
SCLK (100–200)
0
1
2
SCLK (50.0–100) 2SCLK (50.0–100) 2SCLK (50.0–100)
1
0
6
SCLK (100–200)
6
SCLK (100–200)
6
SCLK (100–200)
1
0
1
6
SCLK (100–200)
6
SCLK (100–200)
3
SCLK (50.0–100)
1
0
1
0
6
SCLK (100–200)
3
SCLK (50.0–100)
6
SCLK (100–200)
1
0
1
16.67–33.33
6
SCLK (100–200)
3
SCLK (50.0–100) 3SCLK (50.0–100)
1
0
16.67 33.33
3
SCLK (50.0–100)
6
SCLK (100–200)
6
SCLK (100–200)
1
0
1
3
SCLK (50.0–100)
6
SCLK (100–200)
3
SCLK (50.0–100)
1
0
3
SCLK (50.0–100) 3SCLK (50.0–100)
6
SCLK (100–200)
1
3
SCLK (50.0–100) 3SCLK (50.0–100) 3SCLK (50.0–100)
a. Output frequency relationship with respect to input reference frequency CLK. The VCO frequency range is always 200–400.
Typical and Maximum Period Jitter Specification
Device Configuration
QA0 to QA6
QB0 to QB6
QC0 to QC6
g
Typ
Max
Typ
Max
Typ
Max
All output banks in
B2 or B4 divider configurationa
B2 (FSELA=0 and FESLB=0 and FSELC=0)
B4 (FSELA=1 and FESLB=1 and FSELC=1)
25
20
50
70
50
70
100
25
20
50
70
Mixed
B2/B4 divider configurationsb
for output banks in
B2 divider configurations
for output banks in
B4 divider configurations
80
25
130
70
100
60
150
100
80
25
130
70
a. In this configuration, all MPC9600 outputs generate the same clock frequency. See Figure 1 for an example configuration.
b. Multiple frequency generation. Jitter data are specified for each output divider sepeerately. See Figure 2 for an example.
Typical and Maximum Cycle–to–cycle Jitter Specification
Device Configuration
QA0 to QA6
QB0 to QB6
QC0 to QC6
g
Typ
Max
Typ
Max
Typ
Max
All output banks in
B2 or B4 divider configurationa
B2 (FSELA=0 and FESLB=0 and FSELC=0)
B4 (FSELA=1 and FESLB=1 and FSELC=1)
40
90
110
80
120
130
180
40
90
110
Mixed
B2/B4 divider configurationsb
for output banks in
B2 divider configurations
for output banks in
B4 divider configurations
150
30
250
110
200
120
280
180
150
30
250
110
a. In this configuration, all MPC9600 outputs generate the same clock frequency.
b. Multiple frequency generation. Jitter data are specified for each output divider sepeerately.
2
相关PDF资料
PDF描述
MPC9608ACR2 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9608FAR2 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC9608AC PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CFAR2 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC961CFA 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相关代理商/技术参数
参数描述
MPC9608 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:1:10 LVCMOS Zero Delay Clock Buffer
MPC9608AC 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC9608ACR2 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC9608FA 功能描述:时钟缓冲器 3.3V 200MHz Clock Generator RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel
MPC9608FAR2 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK BFFR SGL 32LQFP - Tape and Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*