- 您现在的位置：买卖IC网 > PDF目录2014 > MPC96877VK (IDT, Integrated Device Technology Inc)IC CLK DRIVER 1:10 SDRAM 52-BGA PDF资料下载
参数资料
| 型号： | MPC96877VK |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/13页 |
| 文件大小： | 0K |
| 描述： | IC CLK DRIVER 1:10 SDRAM 52-BGA |
| 产品变化通告： | Product Discontinuation 09/Dec/2011 |
| 标准包装： | 1 |
| 类型： | 时钟缓冲器/驱动器，多路复用器 |
| PLL： | 是 |
| 主要目的： | 存储器，DDR2，SDRAM |
| 输入： | 时钟 |
| 输出： | SSTL-18 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:10 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 340MHz |
| 电源电压： | 1.7 V ~ 1.9 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 52-BGA |
| 包装： | 托盘 |
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
547
Freescale Semiconductor, Inc.
TECHNICAL DATA
Order number: MPC96877
Rev 1, 08/2004
Product Preview
1.8 V PLL 1:10 Differential SDRAM
Recommended Applications
DDR II Memory Modules
Zero Delay Board fan-out
Features
1.8 V Phase Lock Loop Clock Driver for (DDR II) Applications
Spread Spectrum Clock Compatible
Operating Frequency: 100 MHz to 340 MHz
1 to 10 differential clock distribution (SSTL_18)
52-Ball VF-BGA (FP-MAPBGA 0.65-mm pitch) and 40-Pin MLF (QFN)
52-lead Pb-free Package Available
External Feedback Pins (FBIN, FBIN) are used to synchronize the Outputs
to the Input Clocks
Single-Ended Input and Single-Ended Output Modes
Meets or Exceeds JESD82-8 PLL Standard for PC2-3200/4300
Auto Power Down detect logic
Switching Characteristics
Cycle-to-Cycle Jitter (>165 Mhz): 40 ps max.
Output-to-Output Skew: 40 ps max.
Functional Description
The MPC96877 is a high-performance, low-jitter, low-skew, zero-delay buffer
that distributes a differential clock input pair (CK, CK) to ten differential pairs of
clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs
(FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK,
CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS),
and the analog power input (AVDD). When OE is low, the clock outputs, except
FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin
that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has
no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes. When both
clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs,
independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the
PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and
the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK,
CK) within the specified stabilization time.
The MPC96877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from 0
°C to 70°C.
MPC96877
VK SUFFIX
52-BALL FP-MAPBGA PACKAGE
CASE 1544-01
DDR II MEMORY
CLOCK / ZERO DELAY BUFFER
EP SUFFIX
40-PIN MLF/QFN PACKAGE
CASE 1545-01
AVAILABLE ORDERING OPTIONS
TA
52-Ball BGA
40-Pin QFN
0
°C to 70°C
MPC96877VK
(Pb-Free)
MPC96877EP
(Pb-Free)
DATA SHEET
MPC96877
IDT 1.8 V PLL 1:10 Differential SDRAM Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC96877
1
1.8 V PLL 1:10 Differential SDRAM
Clock Driver
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9773AE | IC PLL CLK GEN 1:12 3.3V 52-LQFP |
| MPC9850VF | IC PLL CLOCK GENERATOR 100MAPBGA |
| MPC9855VM | IC PLL CLOCK GENERATOR 100MAPBGA |
| MPC9893AE | IC PLL CLK GEN 1:12 3.3V 48-LQFP |
| MSTM-S3-TR-19.44M | IC MOD TIMING 19.440MHZ STRAT 3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC96877VKR2 | 功能描述:时钟发生器及支持产品 DDR2 PLL RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC970 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC972 | 制造商:Motorola Inc 功能描述: |
| MPC972FA | 制造商:Freescale Semiconductor 功能描述: |
| MPC972H10 F44A WAF | 制造商:Motorola Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。