- 您现在的位置：买卖IC网 > PDF目录26839 > MPC9774AE (FREESCALE SEMICONDUCTOR INC) 9774 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF资料下载
参数资料
| 型号： | MPC9774AE |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9774 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封装： | PLASTIC, LQFP-52 |
| 文件页数： | 6/10页 |
| 文件大小： | 186K |
| 代理商： | MPC9774AE |
MPC9774
228
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
Table 8. AC Characteristics (VCC = 3.3 V ± 5%, TA = 0°C to +70°C)
1
1.
AC characteristics apply for parallel output termination of 50
to V
TT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fREF
Input Reference Frequency
÷ 8 feedback
÷ 12 feedback
÷ 16 feedback
÷ 24 feedback
÷ 32 feedback
÷ 48 feedback
Input Reference Frequency in PLL Bypass Mode2
2.
In bypass mode, the MPC9774 divides the input reference clock.
25.0
16.6
12.5
8.33
6.25
4.16
62.5
41.6
31.25
20.83
15.625
10.41
250
MHz
PLL locked
PLL bypass
fVCO
VCO Frequency Range3
3.
The input reference frequency must match the VCO lock range divided by the total feedback divider ratio (FB): fREF = fVCO ÷ (M VCO_SEL).
200
500
MHz
fMAX
Output Frequency
÷ 4 output
÷ 8 output
÷ 12 output
÷ 16 output
÷ 24 output
50.0
25.0
16.6
12.5
8.33
125.0
62.5
41.6
31.25
20.83
MHz
PLL locked
tPW,MIN
Input Reference Pulse Width4
4.
Calculation of reference duty cycle limits: DCREF,MIN = tPW,MIN fREF 100% and DCREF,MAX = 100% – DCREF,MIN. E.g. at fREF = 62.5 MHz the
input duty cycle range is 12.5% < DC < 87.5%.
2.0
ns
tR, tF
CCLKx Input Rise/Fall Time
1.0
ns
0.8 to 2.0V
t()
Propagation Delay (static phase offset)5
CCLKx to FB_IN (FB =
÷ 8 and f
REF = 50 MHz)
5.
Static phase offset depends on the reference frequency: t() = +50 ps ± (1÷(120 fREF)) for any reference frequency.
–250
+100
ps
PLL locked
tSK(O)
Output-to-Output Skew6
within QA bank
within QB bank
within QC bank
any output
6.
Refer to Application section for part-to-part skew calculation.
100
125
100
175
ps
DC
Output Duty Cycle
47
50
53
%
tR, tF
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4V
tPLZ, HZ
Output Disable Time
10
ns
tPZL
Output Enable Time
10
ns
tJIT(CC)
Cycle-to-Cycle Jitter7
7.
Valid for all outputs at the same frequency.
90
ps
tJIT(PER)
Period Jitter6
90
ps
tJIT()
I/O Phase Jitter RMS (1
σ)8
FB =
÷ 8
FB =
÷ 12
FB =
÷ 16
FB =
÷ 24
FB =
÷ 32
FB =
÷ 48
8.
I/O jitter for fVCO = 400 MHz. Refer to APPLICATIONS INFORMATION for I/O jitter at other frequencies and for a jitter calculation for confidence
factors other than 1
σ.
15
49
18
22
26
34
ps
BW
PLL Closed Loop Bandwidth9
FB =
÷ 8
FB =
÷ 12
FB =
÷ 16
FB =
÷ 24
FB =
÷ 32
FB =
÷ 48
9.
–3 dB point of PLL transfer characteristics.
0.50 – 1.80
0.30 – 1.00
0.25 – 0.70
0.17 – 0.40
0.12 – 0.30
0.07 – 0.20
MHz
MHZ
MHz
tLOCK
Maximum PLL Lock Time
10
ms
相关PDF资料 |
PDF描述 |
|---|---|
| MPC97H73FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC9893AE | 9893 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9894VFR2 | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9774AER2 | 功能描述:IC PLL CLK GEN 1:14 3.3V 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC9774FA | 功能描述:锁相环 - PLL 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9774FAR2 | 功能描述:时钟发生器及支持产品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC97H73AE | 功能描述:IC PLL CLK GEN 1:12 3.3V 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC97H73AER2 | 功能描述:IC PLL CLK GEN 1:12 3.3V 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
发布紧急采购，3分钟左右您将得到回复。