- 您现在的位置：买卖IC网 > PDF目录80397 > MPE603ERX100TX (FREESCALE SEMICONDUCTOR INC) 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 PDF资料下载
参数资料
| 型号： | MPE603ERX100TX |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| 封装： | 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件页数： | 31/32页 |
| 文件大小： | 250K |
| 代理商： | MPE603ERX100TX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页
8
PID6-603e Hardware Specifications, Rev 2
Figure 1 provides the SYSCLK input timing diagram.
Figure 1. SYSCLK Input Timing Diagram
1.4.2.2 Input AC Specications
Table 7 provides the input AC timing specications for the 603e as dened in Figure 2 and Figure 3.
Table 7. Input AC Timing Specifications
At recommended operating conditions. See Table 2.
Num
Characteristic
100 MHz
133.33 MHz
Unit
Notes
Min
Max
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK
(input setup)
3.0
—
3.0
—
ns
2
10b
All other inputs valid to SYSCLK (input setup)
5.0
—
5.0
—
ns
3
10c
Mode select inputs valid to HRESET (input setup) (for
DRTRY, QACK and TLBISYNC)
8*tsysclk
—
8*tsysclk
—
ns
4,5,6,
7
11a
SYSCLK to address/data/transfer attribute inputs
invalid (input hold)
1.0
—
1.0
—
ns
2
11b
SYSCLK to all other inputs invalid (input hold)
1.0
—
1.0
—
ns
3
11c
HRESET to mode select inputs invalid (input hold) (for
DRTRY, QACK, and TLBISYNC)
0
—
0
—
ns
4,6,7
Notes:
1. All input specications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V
of the rising edge of the input SYSCLK (see Figure 2). Both input and output timings are measured at the
pin.
2. Address/data/transfer attribute input signals are composed of the following—A[0–31], AP[0–3], TT[0–4],
TC[0–1], TBST, TSIZ[0–2], GBL, DH[0–31], DL[0–31], DP[0–7].
3. All other input signals are composed of the following— TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO,
TA, DRTRY, TEA, DBDIS, HRESET, SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 3).
5. tsysclk is the period of the external clock (SYSCLK) in nanoseconds.
6. These values are guaranteed by design, and are not tested.
7. This specication is for conguration mode select only. Also note that HRESET must be held asserted for a
minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
VM
CVil
CVih
SYSCLK
VM = Midpoint Voltage (1.4 V)
2
3
1
44
VM
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC08GP32VFB | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HSC05C9AP | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP40 |
| MC9S08RD32FG | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| MC9S08RG60CFG | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC11E0VFU2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPE603ERX133LN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PowerPC 603e RISC Microprocessor Family: PID6-603e (Stretch) Part Number Specifications |
| MPE603RRX200LC | 制造商:Freescale Semiconductor 功能描述: |
| MPE603RRX266LC | 制造商:Motorola Inc 功能描述: |
| MPE-60S | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
| MPE-60S-05 | 制造商:MPD 制造商全称:MicroPower Direct, LLC 功能描述:Single Output, 60W Compact, Enclosed AC/DC Power Supplies |
发布紧急采购，3分钟左右您将得到回复。