- 您现在的位置：买卖IC网 > PDF目录45387 > MSC1210Y3PAGTG4 (TEXAS INSTRUMENTS INC) 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | MSC1210Y3PAGTG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | GREEN, PLASTIC, TQFP-64 |
| 文件页数： | 18/94页 |
| 文件大小： | 913K |
| 代理商： | MSC1210Y3PAGTG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
MSC1210
SBAS203J MARCH 2002 REVISED JANUARY 2008
www.ti.com
25
ADC PGA
The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128.
Using the PGA can actually improve the effective
resolution of the ADC. For instance, with a PGA of 1 on a
±2.5V full-scale range, the ADC can resolve to 1.5V. With
a PGA of 128 on a
±19mV full-scale range, the ADC can
resolve to 75nV, as shown in Table 2.
Table 2. ENOB versus PGA (Bipolar Mode)
PGA
SETTING
FULL-SCALE
RANGE (V)
ENOB(1)
AT 10HZ
RMS MEASUREMENT
RESOLUTION (nV)
1
±2.5V
21.7
1468
2
±1.25
21.5
843
4
±0.625
21.4
452
8
±0.313
21.2
259
16
±0.156
20.8
171
32
±0.0781
20.4
113
64
±0.039
20
74.5
128
±0.019
19
74.5
(1) ENOB = Log2(FSR/RMS Noise) = Log2(224) Log2(σCODES)
= 24 Log2(σCODES)
ADC OFFSET DAC
The analog input to the PGA can be offset (in bipolar mode)
by up to half the full-scale input range of the PGA by using
the ODAC register (SFR E6h). The ODAC (Offset DAC)
register is an 8-bit value; the MSB is the sign and the seven
LSBs provide the magnitude of the offset. Since the ODAC
introduces an analog (instead of digital) offset to the PGA,
using the ODAC does not reduce the range of the ADC.
ADC MODULATOR
The modulator is a single-loop 2nd-order system. The
modulator runs at a clock speed (fMOD) that is derived from
the CLK using the value in the Analog Clock (ACLK)
register (SFR F6h). The data rate is:
Data Rate
+
f
MOD
Decimation Ratio
where f
MOD +
f
CLK
(ACLK
)1) @ 64
+
f
ACLK
64
and Decimation Ratio is set in [ADCON3:ADCON2].
ADC CALIBRATION
The offset and gain errors in the MSC1210, or the
complete system, can be reduced with calibration.
Calibration is controlled through the ADCON1 register
(SFR DDh), bits CAL2:CAL0. Each calibration process
takes seven tDATA (data conversion time) periods to
complete. Therefore, it takes 14 tDATA periods to complete
both an offset and gain calibration.
For system calibration, the appropriate signal must be
applied to the inputs. The system offset command requires
a zero differential input signal. It then computes an offset
value that will nullify offsets in the system. The system gain
command requires a positive full-scale differential input
signal. It then computes a value to nullify gain errors in the
system. Each of these calibrations will take seven tDATA
periods to complete.
Calibration should be performed after power on. It should
also be done after a change in temperature, decimation
ratio, buffer, Power Supply, voltage reference, or PGA.
The Offset DAC wil affect offset calibration; therefore, the
value of the Offset DAC should be zero until prior to
performing a calibration.
At the completion of calibration, the ADC Interrupt bit goes
HIGH which indicates the calibration is finished and valid
data is available.
ADC DIGITAL FILTER
The Digital Filter can use either the Fast Settling, Sinc2, or
Sinc3 filter, as shown in Figure 15. In addition, the Auto
mode changes the Sinc filter after the input channel or
PGA is changed. When switching to a new channel or new
PGA value, it will use the Fast Settling filter for the next two
conversions (the first of which should be discarded). It will
then use the Sinc2 followed by the Sinc3 filter to improve
noise performance.
Discard
Fast
Sinc2
Sinc3
1
2
3
4
FILTER
SETTLING TIME
(Conversion Cycles)(1)
Sinc3
Sinc2
Fast
3
2
1
NOTE: (1) MUX change may add one cycle.
CONVERSION CYCLE
AUTO MODE FILTER SELECTION
FILTER SETTLING TIME
Adjustable Digital Filter
Data Out
Modulator
Fast Settling
Sinc2
Sinc3
Figure 15. Filter Step Responses
相关PDF资料 |
PDF描述 |
|---|---|
| MSC1211Y5PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1214Y5PAGR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1213Y2PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1213Y3PAGT | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
| MSC1211Y2PAGTG4 | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC1210Y4 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Precision Analog-to-Digital Converter (ADC) with 8051 Microcontroller and Flash Memory |
| MSC1210Y4PAGR | 功能描述:模数转换器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MSC1210Y4PAGRG4 | 功能描述:模数转换器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MSC1210Y4PAGT | 功能描述:模数转换器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MSC1210Y4PAGTG4 | 功能描述:模数转换器 - ADC Prec ADC w/ 8051 Mcntrl & Flash RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。