参数资料
型号: MSC7116VM800
厂商: Freescale Semiconductor
文件页数: 16/60页
文件大小: 0K
描述: IC DSP PROCESSOR 16BIT 400MAPBGA
标准包装: 90
系列: StarCore
类型: SC1400 内核
接口: 主机接口,I²C,UART
时钟速率: 200MHz
非易失内存: 外部
芯片上RAM: 400kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 400-LFBGA
供应商设备封装: 400-MAPBGA(17x17)
包装: 托盘
Electrical Characteristics
MSC7116 Data Sheet, Rev. 13
Freescale Semiconductor
23
2.5.2.3
Multiplication Factor Range
The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.
2.5.2.4
Allowed Core Clock Frequency Range
The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown
This bit along with the CKSEL determines the frequency range of the core clock.
2.5.2.5
Core Clock Frequency Range When Using DDR Memory
The core clock can also be limited by the frequency range of the DDR devices in the system. Table 13 summarizes this
restriction.
Table 10. PLLMLTF Ranges
Multiplier Block (Loop) Output Range
Minimum PLLMLTF Value
Maximum PLLMLTF Value
266
≤ [Divided Input Clock × (PLLMLTF + 1)] ≤ 532 MHz
266/Divided Input Clock
532/Divided Input Clock
Note:
This table results from the allowed range for FLoop. The minimum and maximum multiplication factors are dependent on the
frequency of the Divided Input Clock.
Table 11. Fvco Frequency Ranges
CLKCTRL[RNG] Value
Allowed Range of Fvco
1
266
≤ Fvco ≤ 532 MHz
0
133
≤ Fvco ≤ 266 MHz
Note:
This table results from the allowed range for Fvco, which is FLoop modified by CLKCTRL[RNG].
Table 12. Resulting Ranges Permitted for the Core Clock
CLKCTRL[CKSEL]
CLKCTRL[RNG]
Resulting
Division
Factor
Allowed Range
of Core Clock
Comments
11
1
Reserved
11
0
2
133
≤ core clock ≤ 266 MHz
Limited by range of PLL
01
1
2
133
≤ core clock ≤ 266 MHz
Limited by range of PLL
01
0
4
66.5
≤ core clock ≤ 133 MHz
Limited by range of PLL
Note:
This table results from the allowed range for FOUT, which depends on clock selected via CLKCTRL[CKSEL].
Table 13. Core Clock Ranges When Using DDR
DDR Type
Allowed Frequency
Range for DDR CK
Corresponding Range
for the Core Clock
Comments
DDR 200 (PC-1600)
83–100 MHz
166
≤ core clock ≤ 200 MHz
Core limited to 2
× maximum DDR frequency
DDR 266 (PC-2100)
DDR 333 (PC-2600)
83–133 MHz
166
≤ core clock ≤ 266 MHz
Core limited to 2
× maximum DDR frequency
相关PDF资料
PDF描述
MSC7119VM1200 DSP 16BIT W/DDR CTRLR 400-MAPBGA
MSC8101M1500F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8101VT1500F IC DSP 16BIT 250MHZ 332-FCPBGA
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
相关代理商/技术参数
参数描述
MSC7118 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller
MSC7118VF1200 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7118VM1200 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7119 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119_08 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC