- 您现在的位置：买卖IC网 > PDF目录19294 > MSC8101VT1375F (Freescale Semiconductor)IC DSP 16BIT 250MHZ 332-FCPBGA PDF资料下载
参数资料
| 型号： | MSC8101VT1375F |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 14/104页 |
| 文件大小： | 0K |
| 描述： | IC DSP 16BIT 250MHZ 332-FCPBGA |
| 标准包装： | 90 |
| 系列： | StarCore |
| 类型： | SC140 内核 |
| 接口： | 通信处理器模块（CPM） |
| 时钟速率： | 275MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.60V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 332-BFBGA，FCPBGA |
| 供应商设备封装： | 332-FCBGA（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
Memory Controller Signals
MSC8101 Technical Data, Rev. 19
Freescale Semiconductor
1-13
1.5 Memory Controller Signals
Refer to the memory controller chapter in the MSC8101 Reference Manual (MSC8101RM/D) for detailed
information about configuring these signals.
IRQ7
INT_OUT
Input
Output
Interrupt Request 71
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Interrupt Output1
Driven from the MSC8101 internal interrupt controller. Assertion of this output indicates that an
unmasked interrupt is pending in the MSC8101 internal interrupt controller.
Notes:
1.
See the SIU chapter in the MSC8101 Reference Manual for details on how to configure these pins.
2.
When used as the bus control arbiter for the system bus, the MSC8101 can support up to three external bus masters. Each
master uses its own set of Bus Request, Bus Grant, and Data Bus Grant signals (BR/BG/DBG,
EXT_BR2/EXT_BG2/EXT_DBG2, and EXT_BR3/EXT_BG3/EXT_DBG3). Each of these signal sets must be configured to
indicate whether the external master is or is not a MSC8101 master device. See the Bus Configuration Register (BCR)
description in the SIU chapter in the MSC8101 Reference Manual for details on how to configure these pins. The second and
third set of pins is defined by EXT_xxx to indicate that they can only be used with external master devices. The first set of pins
(BR/BG/DBG) have a dual function. When the MSC8101 is not the bus arbiter, these signals (BR/BG/DBG) are used by the
MSC8101 to obtain master control of the bus.
3.
See the host interface (HDI16) chapter in the MSC8101 Reference Manual for details on how to configure these pins.
Table 1-6.
Memory Controller Signals
Signal
Data Flow
Description
CS[0–7]
Output
Chip Select
Enable specific memory devices or peripherals connected to MSC8101 buses.
BCTL1
Output
Buffer Control 1
Controls buffers on the data bus. Usually used with BCTL0. The exact function of this pin is defined
by the value of SIUMCR[BCTLC]. See the System Interface Unit (SIU) chapter in the MSC8101
Reference Manual for details.
BADDR[27–28]
Output
Burst Address 27–28
Two of five outputs of the memory controller. These pins connect directly to memory devices
controlled by the MSC8101 memory controller.
ALE
Output
Address Latch Enable
Controls the external address latch used in external master bus configuration.
BCTL0
Output
Buffer Control 0
Controls buffers on the data bus. The exact function of this pin is defined by the value of
SIUMCR[BCTLC]. See the System Interface Unit (SIU) chapter in the MSC8101 Reference Manual
for details.
PWE[0–7]
PSDDQM[0–7]
PBS[0–7]
Output
Bus Write Enable
Outputs of the bus General-Purpose Chip-select Machine (GPCM). These pins select byte lanes for
write operations.
Bus SDRAM DQM
Outputs of the SDRAM control machine. These pins select specific byte lanes of SDRAM devices.
Bus UPM Byte Select
Outputs of the User-Programmable Machine (UPM) in the memory controller. These pins select
specific byte lanes during memory operations. The timing of these pins is programmed in the UPM.
The actual driven value depends on the address and size of the transaction and the port size of the
accessed device.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相关PDF资料 |
PDF描述 |
|---|---|
| EBC10DRXS | CONN EDGECARD 20POS DIP .100 SLD |
| TACA107M004RTA | CAP TANT 100UF 4V 20% 1206 |
| HCC07DRXI | CONN EDGECARD 14POS DIP .100 SLD |
| FMC13DRAH | CONN EDGECARD 26POS R/A .100 SLD |
| EMM44DRXS | CONN EDGECARD 88POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8101VT1500F | 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC8102 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC81020 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC8102M4000 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102M4400 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
发布紧急采购，3分钟左右您将得到回复。